You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-08-11 - 17:06

x86 Intel Core i3-4330T @3000 MHz, Linux 3.18.11-rt7 (Profile)

Latency plot of system in rack #9, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, highest latencies:
System rack9slot6.osadl.org (updated Thu Aug 11, 2022 12:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
17452213686sleep20-21swapper/207:09:282
174802135123sleep30-21swapper/307:09:503
171882124113sleep10-21swapper/107:06:021
17141210594sleep00-21swapper/007:05:260
17785993332cyclictest0-21swapper/208:35:162
17783992423cyclictest2648250kworker/u8:011:24:000
17783992423cyclictest2648250kworker/u8:010:01:590
17783992423cyclictest2648250kworker/u8:008:47:000
17786992321cyclictest0-21swapper/310:55:163
17785992320cyclictest0-21swapper/208:26:052
17783992322cyclictest2648250kworker/u8:011:51:000
17783992322cyclictest2648250kworker/u8:011:12:000
17783992322cyclictest2648250kworker/u8:010:11:590
17783992322cyclictest2648250kworker/u8:009:54:590
17783992322cyclictest2648250kworker/u8:008:20:000
17783992322cyclictest2648250kworker/u8:008:11:590
1778699226cyclictest0-21swapper/307:35:183
17785992221cyclictest9579-21wc10:25:002
17785992220cyclictest0-21swapper/210:25:142
17785992219cyclictest0-21swapper/210:35:152
17784992218cyclictest0-21swapper/108:15:141
17783992221cyclictest2648250kworker/u8:012:15:000
17783992221cyclictest2648250kworker/u8:008:34:000
17783992221cyclictest0-21swapper/012:00:430
17783992221cyclictest0-21swapper/011:55:300
17783992221cyclictest0-21swapper/011:46:450
1778699212cyclictest0-21swapper/311:13:593
17786992119cyclictest0-21swapper/310:00:273
17785992120cyclictest0-21swapper/210:30:192
17785992119cyclictest0-21swapper/212:25:162
17784992119cyclictest0-21swapper/109:55:161
17784992118cyclictest0-21swapper/107:20:161
1778699202cyclictest0-21swapper/308:11:203
17786992019cyclictest0-21swapper/309:45:173
17786992018cyclictest0-21swapper/312:05:193
17786992018cyclictest0-21swapper/310:30:193
1778599204cyclictest0-21swapper/209:25:192
17785992018cyclictest0-21swapper/211:05:232
1778499204cyclictest0-21swapper/109:25:261
17784992019cyclictest0-21swapper/110:35:161
17784992019cyclictest0-21swapper/110:25:171
17784992018cyclictest0-21swapper/111:05:181
17784992018cyclictest0-21swapper/108:55:121
17784992018cyclictest0-21swapper/108:35:171
1778699192cyclictest0-21swapper/311:40:103
1778699192cyclictest0-21swapper/311:21:093
1778699192cyclictest0-21swapper/307:14:093
1778599194cyclictest0-21swapper/209:20:162
1778599194cyclictest0-21swapper/207:55:172
1778499195cyclictest0-21swapper/112:05:141
1778499194cyclictest0-21swapper/110:30:251
1778499194cyclictest0-21swapper/109:35:231
17784991918cyclictest0-21swapper/110:55:171
17784991917cyclictest0-21swapper/111:40:181
1778399193cyclictest13121-21perf08:10:000
1778399193cyclictest0-21swapper/010:50:200
1778699185cyclictest0-21swapper/310:05:173
17785991816cyclictest0-21swapper/212:20:182
17785991816cyclictest0-21swapper/210:19:572
17784991816cyclictest498-21in:imjournal08:50:001
17784991816cyclictest0-21swapper/112:35:211
1778399184cyclictest1339-21munin-run12:30:000
1778699178cyclictest0-21swapper/311:35:153
1778699178cyclictest0-21swapper/307:35:003
1778699176cyclictest0-21swapper/311:31:213
1778699175cyclictest0-21swapper/310:50:173
1778699175cyclictest0-21swapper/309:10:153
1778699175cyclictest0-21swapper/309:04:593
1778699174cyclictest0-21swapper/309:26:313
1778599174cyclictest0-21swapper/208:15:202
17783991714cyclictest5916-21crond12:40:000
17783991713cyclictest8568-21latency_hist08:00:000
235098162rtkit-daemon2349-21rtkit-daemon07:40:243
235098162rtkit-daemon2349-21rtkit-daemon07:16:163
1778699169cyclictest0-21swapper/308:30:233
1778699168cyclictest0-21swapper/310:45:233
1778699167cyclictest0-21swapper/312:02:423
1778699167cyclictest0-21swapper/310:39:433
1778699167cyclictest0-21swapper/310:20:223
1778699167cyclictest0-21swapper/310:18:103
1778699167cyclictest0-21swapper/309:54:553
1778699167cyclictest0-21swapper/308:45:183
1778699167cyclictest0-21swapper/307:50:173
1778699166cyclictest0-21swapper/309:00:003
1778699165cyclictest0-21swapper/308:40:133
1778699165cyclictest0-21swapper/307:20:133
1778699164cyclictest0-21swapper/308:15:153
1778699164cyclictest0-21swapper/308:00:213
17786991614cyclictest26985-21cat12:15:003
17786991614cyclictest20116-21/usr/sbin/munin08:25:193
17786991614cyclictest0-21swapper/311:05:173
17786991614cyclictest0-21swapper/311:00:243
17785991614cyclictest318022chrt07:39:362
17785991614cyclictest0-21swapper/211:20:212
1778399162cyclictest0-21swapper/007:20:220
17783991614cyclictest20824-21munin-run10:49:590
17783991614cyclictest0-21swapper/009:50:000
17783991612cyclictest16291-21munin-run10:40:000
235098152rtkit-daemon2349-21rtkit-daemon07:13:181
235098150rtkit-daemon0-21swapper/008:20:090
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional