You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-06 - 13:17

x86 Intel Core i3-4330T @3000 MHz, Linux 3.18.11-rt7 (Profile)

Latency plot of system in rack #9, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack9slot6.osadl.org (updated Mon Feb 06, 2023 00:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
248632142105sleep30-21swapper/319:05:033
266152137126sleep10-21swapper/119:06:201
26678213587sleep20-21swapper/219:07:092
26857210796sleep00-21swapper/019:09:280
27191994240cyclictest2166-21df_inode20:35:132
27192993533cyclictest0-21swapper/300:00:213
27192993418cyclictest0-21swapper/323:00:223
27189993317cyclictest0-21swapper/022:00:170
27189993317cyclictest0-21swapper/020:50:140
27191993231cyclictest0-21swapper/200:12:482
27190992928cyclictest3186850kworker/u8:123:42:001
27190992928cyclictest3186850kworker/u8:123:39:591
27190992928cyclictest3186850kworker/u8:119:22:001
27192992818cyclictest0-21swapper/300:35:213
27192992812cyclictest0-21swapper/323:10:133
27190992827cyclictest3186850kworker/u8:120:29:001
27190992827cyclictest2528150kworker/u8:000:17:001
27190992726cyclictest2639750kworker/u8:022:09:001
27190992624cyclictest2639750kworker/u8:022:19:001
27189992611cyclictest0-21swapper/021:25:260
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional