You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-10 - 19:02
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack9slot6.osadl.org (updated Sun Dec 10, 2023 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
20518212086sleep10-21swapper/107:09:171
203662114100sleep20-21swapper/207:07:212
20488211080sleep00-21swapper/007:08:560
20224211088sleep30-21swapper/307:05:343
20867993633cyclictest0-21swapper/210:27:052
20868993534cyclictest0-21swapper/310:40:223
20865993433cyclictest0-21swapper/009:35:240
20867993122cyclictest0-21swapper/208:50:212
20867993018cyclictest0-21swapper/212:00:252
20866992826cyclictest0-21swapper/107:50:241
20867992625cyclictest3655-21kworker/u8:110:44:012
20867992623cyclictest0-21swapper/209:10:242
20867992422cyclictest0-21swapper/210:05:212
20866992420cyclictest0-21swapper/107:10:241
20867992321cyclictest0-21swapper/209:50:262
2086899225cyclictest28947-21turbostat.cron11:00:003
20868992221cyclictest0-21swapper/310:50:213
20868992220cyclictest0-21swapper/307:45:283
20868992219cyclictest0-21swapper/307:10:243
20867992220cyclictest9019-21crond09:04:592
20867992220cyclictest0-21swapper/212:25:222
20866992221cyclictest0-21swapper/108:10:231
2086599223cyclictest23927-21awk12:00:000
2086899214cyclictest0-21swapper/310:45:203
20868992120cyclictest0-21swapper/309:10:243
20868992119cyclictest0-21swapper/307:35:343
2086799215cyclictest0-21swapper/211:45:212
2086799215cyclictest0-21swapper/207:50:292
20867992120cyclictest0-21swapper/209:35:242
20867992119cyclictest0-21swapper/212:10:192
20867992119cyclictest0-21swapper/209:55:222
2086699214cyclictest0-21swapper/109:45:231
20866992118cyclictest0-21swapper/111:15:241
20866992118cyclictest0-21swapper/111:15:231
2086899205cyclictest19403-21grep08:15:233
2086899205cyclictest19403-21grep08:15:223
2086899204cyclictest0-21swapper/310:35:183
2086899204cyclictest0-21swapper/310:00:223
2086899204cyclictest0-21swapper/307:40:293
20868992018cyclictest0-21swapper/311:35:193
20868992018cyclictest0-21swapper/308:45:273
20868992018cyclictest0-21swapper/308:35:223
20868992018cyclictest0-21swapper/307:30:363
2086799205cyclictest0-21swapper/208:40:252
2086799204cyclictest457-21dbus-daemon08:00:002
2086799204cyclictest31178-21grep07:30:292
2086799204cyclictest0-21swapper/211:01:002
2086799204cyclictest0-21swapper/208:55:292
2086799204cyclictest0-21swapper/208:10:252
20867992019cyclictest0-21swapper/209:45:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional