You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 01:44

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #a, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackaslot0.osadl.org (updated Thu Jun 30, 2022 12:44:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
758421040,0sleep37572-21sshd11:21:553
115162980,0sleep10-21swapper/110:50:131
99782610,0sleep30-21swapper/309:16:013
266652610,1sleep00-21swapper/009:14:420
45382580,0sleep00-21swapper/009:33:120
45382580,0sleep00-21swapper/009:33:120
258472570,1sleep10-21swapper/109:35:101
242442570,0sleep20-21swapper/210:22:022
326602560,0sleep20-21swapper/209:38:432
74322550,0sleep10-21swapper/110:26:201
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional