You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-10-03 - 13:10

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #a, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rackaslot0.osadl.org (updated Mon Oct 03, 2022 00:44:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
143162960,0sleep20-21swapper/200:12:382
192642910,0sleep10-21swapper/100:25:071
187562670,3sleep218748-21sshd22:17:252
1089526427,19sleep30-21swapper/319:07:013
25102600,0sleep00-21swapper/021:41:170
183092590,0sleep20-21swapper/222:43:162
131812590,0sleep10-21swapper/123:54:341
326992580,0sleep132696-21sshd23:04:381
52742560,1sleep10-21swapper/121:24:241
82982550,1sleep08299-21sshd22:05:010
1096725543,8sleep10-21swapper/119:07:541
62492540,1sleep30-21swapper/323:45:183
62492540,1sleep30-21swapper/323:45:183
49702540,1sleep04967-21bash00:26:410
300452530,1sleep330023-21sshd00:20:083
282092530,1sleep10-21swapper/121:43:391
280562530,0sleep20-21swapper/223:52:592
139662530,1sleep313957-21sshd21:45:163
125202530,1sleep337-21rcuc/321:42:123
1100325229,19sleep20-21swapper/219:08:242
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional