You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-05 - 11:03

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #a, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackaslot0.osadl.org (updated Mon Jun 05, 2023 00:44:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1816821080,0sleep218169-21bash22:07:382
217502910,2sleep2902699cyclictest22:23:522
88052870,1sleep3902999cyclictest21:53:583
88052870,1sleep3902999cyclictest21:53:573
292262870,0sleep10-21swapper/123:44:511
266792640,0sleep00-21swapper/022:45:460
868126226,19sleep10-21swapper/119:08:501
136612580,0sleep11535-21nfsd22:16:391
845425634,18sleep20-21swapper/219:06:032
293222560,1sleep20-21swapper/200:19:332
220562560,1sleep1201ktimersoftd/100:31:491
93332550,0sleep39316-21sshd23:36:373
875625532,19sleep00-21swapper/019:09:450
176542540,1sleep317653-21bash23:06:273
134442530,0sleep10-21swapper/122:10:211
322292520,0sleep232216-21sshd00:29:382
305342500,0sleep20-21swapper/221:18:302
297552500,0sleep00-21swapper/023:10:380
663224825,19sleep30-21swapper/319:05:043
191432480,1sleep01770-21runrttasks22:51:070
151082480,1sleep30-21swapper/321:38:313
80622470,1sleep1902199cyclictest22:28:491
68362470,0sleep20-21swapper/221:50:312
68362470,0sleep20-21swapper/221:50:312
209172470,0sleep10-21swapper/122:04:441
236202460,0sleep123598-21sshd23:34:571
149912460,0sleep00-21swapper/022:20:020
9812450,0sleep10-21swapper/121:46:461
9812450,0sleep10-21swapper/121:46:461
19742450,1sleep21960-21sshd21:21:472
179492450,0sleep10-21swapper/121:41:571
172172450,0sleep10-21swapper/122:50:561
55552440,0sleep30-21swapper/323:26:553
316972400,0sleep30-21swapper/321:21:333
71012380,1sleep27081-21sshd22:59:132
902699220,21cyclictest0-21swapper/222:50:492
9021992217,2cyclictest30876-21sshd00:22:531
902999211,3cyclictest0-21swapper/323:20:213
9026992119,1cyclictest0-21swapper/222:29:322
9029992018,1cyclictest0-21swapper/300:15:133
902999196,5cyclictest0-21swapper/322:18:343
9029991910,1cyclictest118950irq/25-eth022:48:273
9021991918,1cyclictest14209-21sshd22:47:431
902999184,5cyclictest2399-21sshd21:18:553
902999184,3cyclictest7790-21bash22:22:273
902999184,3cyclictest6444-21sshd22:28:393
902999181,3cyclictest24602-21sshd21:12:003
9029991810,3cyclictest0-21swapper/323:44:203
9026991817,1cyclictest0-21swapper/200:35:402
9026991816,1cyclictest0-21swapper/221:34:142
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional