You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 18:25

x86 Intel Core i3-2100T @2500 MHz, Linux 3.18.43-rt46-fulldebug (Profile)

Latency plot of system in rack #b, slot #0
Note that this system runs a non-optimized debug kernel.
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Characteristics of the 10 highest latencies:
System rackbslot0.osadl.org (updated Tue Feb 07, 2023 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
12622870,2sleep31266-21kworker/u8:006:02:213
1530727031,11sleep20-21swapper/201:15:182
80822690,1sleep18048-21sshd06:05:331
143182680,2sleep20-21swapper/206:41:092
291472660,1sleep328947-21sshd06:07:073
1512625932,20sleep30-21swapper/301:13:063
1561299565,48cyclictest1505-21nfsd04:52:532
242799540,3rtkit-daemon2426-21rtkit-daemon03:11:292
1513325430,17sleep00-21swapper/001:13:110
242799520,8rtkit-daemon2426-21rtkit-daemon01:36:463
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional