You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2022-01-23 - 09:32

Intel(R) Xeon(R) CPU E31220L @ 2.20GHz, Linux 3.18.43-rt46-fulldebug (Profile)

Latency plot of system in rack #b, slot #0
Note that this system runs a non-optimized debug kernel.
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Characteristics of the 10 highest latencies:
System rackbslot0.osadl.org (updated Sun Jan 23, 2022 00:43:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
318127147,19sleep30-21swapper/322:16:123
321926733,29sleep10-21swapper/122:16:421
210682660,2sleep00-21swapper/003:07:370
172452650,2sleep3361ktimersoftd/302:44:083
338626448,11sleep20-21swapper/222:18:432
303625935,19sleep00-21swapper/022:14:400
271982560,2sleep027200-21modprobe01:58:150
242799510,16rtkit-daemon0-21swapper/201:42:102
145932470,2sleep314577-21sshd03:07:203
242799450,3rtkit-daemon2426-21rtkit-daemon00:10:340
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional