You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 16:13

x86 Intel Core i3-2100T @2500 MHz, Linux 3.18.43-rt46-fulldebug (Profile)

Latency plot of system in rack #b, slot #0
Note that this system runs a non-optimized debug kernel.
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Characteristics of the 50 highest latencies:
System rackbslot0.osadl.org (updated Mon Jun 27, 2022 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1855228038,11sleep20-21swapper/206:36:362
1851427247,11sleep10-21swapper/106:36:151
1834826836,11sleep00-21swapper/006:34:170
1838926246,11sleep30-21swapper/306:34:443
242799540,3rtkit-daemon2426-21rtkit-daemon07:34:282
279202510,2sleep127898-21sshd09:59:461
18812995130,19cyclictest14830-21sshd11:34:100
1884499492,42cyclictest5574-21sshd10:11:223
18844994732,6cyclictest3386-21modprobe09:29:253
18820994730,9cyclictest26473-21kworker/u8:111:41:251
242799450,5rtkit-daemon0-21swapper/207:17:202
242799450,2rtkit-daemon2426-21rtkit-daemon10:40:301
242799440,5rtkit-daemon0-21swapper/208:20:132
242799440,5rtkit-daemon0-21swapper/207:59:262
18844994331,8cyclictest21604-21chrt06:41:463
1883199433,32cyclictest1333-21sshd08:37:432
1881299421,8cyclictest24003-21kworker/0:412:05:250
242799410,5rtkit-daemon0-21swapper/209:05:332
18831994127,7cyclictest1333-21sshd10:17:332
1882099414,31cyclictest19852-21perf08:27:051
242799400,5rtkit-daemon0-21swapper/206:39:532
242799400,4rtkit-daemon0-21swapper/207:42:302
242799400,4rtkit-daemon0-21swapper/111:23:201
242799400,3rtkit-daemon0-21swapper/208:26:092
242799400,3rtkit-daemon0-21swapper/207:49:332
242799400,3rtkit-daemon0-21swapper/207:41:402
242799400,3rtkit-daemon0-21swapper/207:30:502
242799400,3rtkit-daemon0-21swapper/207:06:092
242799400,3rtkit-daemon0-21swapper/206:48:222
18820994023,11cyclictest2288-21sshd09:33:551
242799390,5rtkit-daemon0-21swapper/208:27:072
242799390,4rtkit-daemon0-21swapper/208:04:422
242799390,4rtkit-daemon0-21swapper/207:10:012
242799390,4rtkit-daemon0-21swapper/206:57:402
242799390,3rtkit-daemon0-21swapper/208:33:502
242799390,3rtkit-daemon0-21swapper/208:12:132
242799390,3rtkit-daemon0-21swapper/208:07:332
242799390,3rtkit-daemon0-21swapper/208:07:332
242799390,3rtkit-daemon0-21swapper/207:53:192
242799390,3rtkit-daemon0-21swapper/207:23:322
242799390,3rtkit-daemon0-21swapper/207:13:002
242799390,3rtkit-daemon0-21swapper/206:55:382
242799390,3rtkit-daemon0-21swapper/206:42:562
242799390,2rtkit-daemon2426-21rtkit-daemon10:34:253
242799390,1rtkit-daemon23492-21modprobe11:16:261
18844993927,6cyclictest8812-21modprobe11:02:173
18844993927,6cyclictest8812-21modprobe11:02:173
242799380,4rtkit-daemon0-21swapper/209:32:182
242799380,2rtkit-daemon2426-21rtkit-daemon11:56:513
242799380,2rtkit-daemon2426-21rtkit-daemon10:25:073
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional