You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-30 - 05:14

x86 Intel Core i3-2100T @2500 MHz, Linux 3.18.43-rt46-fulldebug (Profile)

Latency plot of system in rack #b, slot #0
Note that this system runs a non-optimized debug kernel.
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Characteristics of the 50 highest latencies:
System rackbslot0.osadl.org (updated Mon Jan 30, 2023 00:43:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
87332820,1sleep10-21swapper/117:14:451
285662680,1sleep328568-21modprobe17:51:073
112542630,2sleep016229-21kworker/0:117:22:390
1880126131,23sleep20-21swapper/213:23:502
79442600,2sleep27943-21sshd16:49:062
1911526034,21sleep10-21swapper/113:27:261
1894525944,10sleep30-21swapper/313:25:233
1884925933,6sleep00-21swapper/013:24:120
168132580,1sleep016812-21systemd-cgroups15:48:490
1939699575,49cyclictest20829-21modprobe18:03:071
19415995426,25cyclictest25840-21bash17:36:353
19415995426,25cyclictest25840-21bash17:36:353
19405995222,24cyclictest23458-21sshd18:35:492
1941599502,43cyclictest0-21swapper/314:18:103
19405995032,10cyclictest3575-21sshd15:51:412
19405994934,7cyclictest8458-21modprobe16:33:422
19405994922,21cyclictest27-21rcuc/216:05:042
1940599481,40cyclictest27620-21modprobe17:49:572
19396994838,7cyclictest0-21swapper/114:47:351
1940599474,36cyclictest30243-21sshd17:41:112
19405994729,14cyclictest4181-21switchtime13:53:502
19396994611,30cyclictest5661-21kworker/1:415:35:001
19405994531,8cyclictest23145-21modprobe18:25:062
19405994528,10cyclictest765-21sshd17:47:582
1939699450,39cyclictest1333-21sshd16:20:411
19405994432,6cyclictest14729-21kworker/u8:115:57:352
19405994430,7cyclictest1766-21modprobe17:16:462
1939699440,36cyclictest26350-21modprobe16:34:191
1940599435,33cyclictest13868-21kworker/2:117:27:152
19405994331,7cyclictest20734-21modprobe18:41:472
19405994326,8cyclictest16779-21modprobe15:38:502
1940599431,37cyclictest11833-21sshd17:03:392
19396994327,8cyclictest15292-21modprobe18:24:481
242799410,4rtkit-daemon0-21swapper/314:33:123
19405994127,9cyclictest29402-21bash18:15:462
19405994127,8cyclictest12640-21modprobe15:30:562
19405994127,7cyclictest21686-21sshd17:59:472
19405994127,6cyclictest13748-21modprobe16:14:082
19405994111,26cyclictest30923-21bash16:22:272
19396994127,8cyclictest17625-21sshd16:59:241
19396994127,8cyclictest17625-21sshd16:59:241
19396994127,7cyclictest21597-21sshd15:43:271
242799400,4rtkit-daemon0-21swapper/315:03:273
242799400,4rtkit-daemon0-21swapper/314:43:333
242799400,4rtkit-daemon0-21swapper/314:00:253
242799400,4rtkit-daemon0-21swapper/313:50:163
242799400,4rtkit-daemon0-21swapper/313:37:403
242799400,2rtkit-daemon35-21rcuc/315:38:153
242799400,2rtkit-daemon0-21swapper/315:55:173
19405994025,7cyclictest9344-21modprobe16:45:522
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional