You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-26 - 07:03
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Note that this system runs a non-optimized debug kernel.
Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Characteristics of the 50 highest latencies:
System rackbslot0.osadl.org (updated Sun May 26, 2024 00:45:16)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,5186
"cycles":100000000,5185
"load":"idle",5184
"condition":{5183
"clock":"2500"5181
"family":"x86",5180
"vendor":"Intel",5179
"processor":{5177
"dataset":"2024-01-08T15:38:16+0100"5175
"origin":"2024-01-08T12:43:22+0100",5174
"timestamps":{5173
"granularity":"microseconds"5171
6117:39:155169
41,17:38:555168
57,17:39:115167
43,17:38:575166
"maxima":[5165
017:38:145162
0,17:38:145161
0,17:38:145160
0,17:38:145159
0,17:38:145158
0,17:38:145157
0,17:38:145156
0,17:38:145155
0,17:38:145154
0,17:38:145153
0,17:38:145152
0,17:38:145151
0,17:38:145150
0,17:38:145149
0,17:38:145148
0,17:38:145147
0,17:38:145146
0,17:38:145145
0,17:38:145144
0,17:38:145143
0,17:38:145142
0,17:38:145141
0,17:38:145140
0,17:38:145139
0,17:38:145138
0,17:38:145137
0,17:38:145136
0,17:38:145135
0,17:38:145134
0,17:38:145133
0,17:38:145132
0,17:38:145131
0,17:38:145130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional