You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-17 - 20:09
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot4.osadl.org (updated Sat Jan 17, 2026 12:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1488999814,45cyclictest0-21swapper/310:02:503
14884996555,5cyclictest29-21ksoftirqd/211:10:412
14884996224,7cyclictest26953-21grep10:15:572
14884996224,7cyclictest26953-21grep10:15:572
1488999593,30cyclictest0-21swapper/311:05:433
1488499589,8cyclictest0-21swapper/210:52:212
1488499574,47cyclictest0-21swapper/211:42:002
1488499564,46cyclictest0-21swapper/211:13:202
14889995516,6cyclictest18831-21/usr/sbin/munin12:15:503
1488499554,45cyclictest0-21swapper/211:04:152
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional