You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-03 - 04:07

x86 VIA QuadCore L4700 @1200 MHz, Linux 3.18.43-rt46 (Profile)

Latency plot of system in rack #b, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot4.osadl.org (updated Sun Jul 03, 2022 00:43:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2946299732,7cyclictest30173-21/usr/sbin/munin22:14:363
2946299672,59cyclictest20243-21/usr/sbin/munin23:14:513
2946299662,6cyclictest22928-21proc_pri23:19:453
2946299652,7cyclictest32041-21/usr/sbin/munin22:19:323
2946299652,57cyclictest23630-21latency_hist19:04:263
2946299644,54cyclictest0-21swapper/320:04:243
2946299633,54cyclictest0-21swapper/318:14:533
2946299633,54cyclictest0-21swapper/318:14:533
2946299632,7cyclictest25497-21latency_hist19:09:263
2946299626,51cyclictest31936-21aten_rbpower_cu17:59:373
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional