You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-08-19 - 14:18

x86 VIA QuadCore L4700 @1200 MHz, Linux 3.18.43-rt46 (Profile)

Latency plot of system in rack #b, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100, highest latencies:
System rackbslot4.osadl.org (updated Fri Aug 19, 2022 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2646399692,62cyclictest14172-21missed_timers22:39:372
2646399683,30cyclictest0-21swapper/220:09:152
2646399683,30cyclictest0-21swapper/220:09:152
2646399682,60cyclictest5942-21latency_hist22:19:132
2646399682,60cyclictest5942-21latency_hist22:19:132
26463996810,53cyclictest30672-21latency_hist17:39:182
2646399674,57cyclictest0-21swapper/222:29:122
2646399673,58cyclictest28615-21sshd21:51:412
2646399662,58cyclictest12586-21idleruntime-cro19:44:152
2646399652,58cyclictest10137-21fschecks_time22:29:292
2646399652,57cyclictest16315-21idleruntime-cro19:54:152
2646399652,57cyclictest11981-21latency_hist21:09:142
2646399652,31cyclictest18925-21latency_hist18:34:172
2646399652,31cyclictest18925-21latency_hist18:34:172
2646399644,54cyclictest0-21swapper/218:49:162
2646399643,55cyclictest5486-21diskstats19:24:292
2646399642,56cyclictest25083-21latency_hist21:44:122
2646399642,56cyclictest19132-21sshd22:54:272
2646399634,53cyclictest0-21swapper/220:54:142
2646399634,53cyclictest0-21swapper/220:19:142
2646399632,56cyclictest4576-21latency_hist20:49:142
2646399632,56cyclictest31441-21latency_hist20:34:142
2646399632,55cyclictest11276-21latency_hist18:14:182
2646399632,5cyclictest14446-21idleruntime-cro19:49:152
2646399624,52cyclictest0-21swapper/222:54:112
2646399623,54cyclictest0-21swapper/217:54:182
2646399622,54cyclictest15867-21latency_hist21:19:142
2646399613,51cyclictest0-21swapper/217:59:182
2646399612,54cyclictest9454-21latency_hist18:09:182
2646399604,51cyclictest0-21swapper/220:04:162
2646399603,52cyclictest368-21systemd-journal20:37:402
2646399603,52cyclictest0-21swapper/220:59:142
2646399603,52cyclictest0-21swapper/220:14:142
2646399603,52cyclictest0-21swapper/220:14:142
2646399603,5cyclictest0-21swapper/220:24:312
2646399603,5cyclictest0-21swapper/218:59:162
2646399594,50cyclictest0-21swapper/222:09:122
2646399594,49cyclictest0-21swapper/222:39:112
2646399594,24cyclictest0-21swapper/218:19:452
2646399593,29cyclictest0-21swapper/219:09:162
2646399593,23cyclictest0-21swapper/221:37:532
2646399574,47cyclictest0-21swapper/222:04:122
2646399573,49cyclictest0-21swapper/218:39:172
2646399572,6cyclictest5186-21latency_hist19:24:162
2646399572,50cyclictest30697-21crond21:59:122
2646399563,48cyclictest0-21swapper/218:54:172
2646399562,48cyclictest13461-21users21:09:462
2646399553,47cyclictest0-21swapper/217:59:462
2646399553,46cyclictest0-21swapper/221:29:132
2646399553,46cyclictest0-21swapper/221:29:132
2646399552,6cyclictest368-21systemd-journal22:23:402
2646399543,45cyclictest0-21swapper/220:44:142
2646399534,23cyclictest0-21swapper/218:29:172
2646399534,23cyclictest0-21swapper/218:29:172
2646399533,5cyclictest0-21swapper/219:14:462
2646399533,5cyclictest0-21swapper/218:39:222
26463995324,24cyclictest12188-21tail18:14:392
2646399523,44cyclictest0-21swapper/221:49:122
2646399523,43cyclictest0-21swapper/219:39:162
2647099515,40cyclictest0-21swapper/317:34:483
2647099513,42cyclictest0-21swapper/322:34:313
26470995112,6cyclictest10719-21cat18:09:473
26463995123,23cyclictest16456-21sort22:44:432
260362519,15sleep00-21swapper/017:27:080
2647099503,40cyclictest0-21swapper/320:04:283
2647099503,40cyclictest0-21swapper/320:04:283
2647099503,40cyclictest0-21swapper/319:09:433
26470995011,33cyclictest0-21swapper/317:39:433
2647099496,38cyclictest0-21swapper/320:44:323
2647099494,39cyclictest0-21swapper/320:14:143
2647099494,39cyclictest0-21swapper/320:14:143
2647099493,41cyclictest0-21swapper/322:54:433
2647099493,41cyclictest0-21swapper/318:00:463
2647099493,40cyclictest0-21swapper/321:29:273
2647099493,40cyclictest0-21swapper/320:54:243
26470994911,32cyclictest0-21swapper/319:34:323
26470994910,33cyclictest0-21swapper/320:14:393
26470994910,33cyclictest0-21swapper/318:14:433
2646399493,41cyclictest20921-21sed21:29:462
2646399493,41cyclictest0-21swapper/219:02:362
26463994921,23cyclictest817-21ksmtuned19:09:482
2646399492,41cyclictest26466-21open_inodes17:29:192
2647099485,37cyclictest0-21swapper/320:19:253
2647099484,39cyclictest0-21swapper/319:29:153
2647099484,38cyclictest0-21swapper/320:34:303
2647099484,38cyclictest0-21swapper/318:49:323
2647099483,39cyclictest11910-21date19:39:433
2646399483,39cyclictest7362-21df_inode19:29:312
2646399483,39cyclictest26544-21missed_timers20:19:352
2646399483,39cyclictest1424-21sed17:44:492
2646399482,40cyclictest31300-21chrt17:39:362
2647099479,32cyclictest0-21swapper/318:04:333
2647099477,34cyclictest15208-21unixbench-2d21:14:443
2647099474,37cyclictest0-21swapper/322:29:403
2647099474,37cyclictest0-21swapper/321:44:283
2647099473,39cyclictest0-21swapper/321:56:443
2647099473,38cyclictest19376-21cat19:59:453
2647099473,38cyclictest0-21swapper/322:09:273
2647099473,38cyclictest0-21swapper/317:29:333
2647099473,16cyclictest0-21swapper/321:24:243
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional