You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-05 - 01:29

x86 VIA QuadCore L4700 @1200 MHz, Linux 3.18.43-rt46 (Profile)

Latency plot of system in rack #b, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot4.osadl.org (updated Sun Jun 04, 2023 12:43:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
118692740,6sleep20-21swapper/207:36:062
1147826410,17sleep00-21swapper/006:10:590
1185326111,16sleep10-21swapper/106:11:041
1247399594,49cyclictest0-21swapper/111:43:421
1247399584,48cyclictest0-21swapper/107:23:081
12482995749,4cyclictest0-21swapper/206:15:312
1248299573,49cyclictest9010-21ssh10:18:082
1247399564,47cyclictest0-21swapper/108:21:231
1247399564,46cyclictest0-21swapper/109:01:101
1246899568,42cyclictest580-21irqbalance08:40:100
1246899564,46cyclictest0-21swapper/011:35:120
1248899556,43cyclictest0-21swapper/311:11:073
12473995546,5cyclictest21-21ksoftirqd/106:55:291
1247399553,47cyclictest0-21swapper/106:25:141
12473995524,26cyclictest311932sleep109:15:501
12473995515,36cyclictest24598-21latency_hist09:55:261
12473995515,36cyclictest24598-21latency_hist09:55:261
1246899555,44cyclictest0-21swapper/009:35:390
1247399544,44cyclictest0-21swapper/109:25:101
1246899544,6cyclictest0-21swapper/011:13:270
1246899543,47cyclictest0-21swapper/009:29:090
12468995413,35cyclictest3963-21ssh10:10:530
1248899535,42cyclictest0-21swapper/311:36:053
1248299534,43cyclictest0-21swapper/210:04:012
12482995311,36cyclictest12104-21/usr/sbin/munin08:46:072
1247399534,43cyclictest0-21swapper/111:17:571
1247399533,44cyclictest0-21swapper/108:59:401
1246899534,43cyclictest0-21swapper/011:43:550
1246899534,43cyclictest0-21swapper/010:16:380
1246899534,43cyclictest0-21swapper/009:06:070
1246899534,42cyclictest11105-21ssh08:43:200
1248899524,43cyclictest0-21swapper/308:23:193
1247399524,42cyclictest0-21swapper/111:05:301
1247399524,42cyclictest0-21swapper/110:10:581
1247399524,10cyclictest0-21swapper/110:34:181
1247399524,10cyclictest0-21swapper/110:34:181
1247399523,7cyclictest0-21swapper/109:33:491
1247399523,44cyclictest0-21swapper/110:43:251
1246899529,38cyclictest22928-21ssh10:37:310
1246899524,42cyclictest0-21swapper/011:16:470
12468995238,10cyclictest0-21swapper/011:01:270
1248899514,6cyclictest0-21swapper/309:43:093
1248299514,41cyclictest0-21swapper/208:36:102
1247399512,44cyclictest30853-21ssh10:03:381
12473995112,6cyclictest0-21swapper/111:33:141
1246899519,36cyclictest0-21swapper/010:40:460
1246899517,38cyclictest0-21swapper/010:31:140
1246899517,38cyclictest0-21swapper/010:31:140
1246899515,41cyclictest0-21swapper/008:47:500
1246899514,41cyclictest0-21swapper/009:57:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional