You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-01-23 - 20:53

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackbslot5s.osadl.org (updated Thu Jan 23, 2025 12:44:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3129693995447,4cyclictest3216160-21munin-plugin-st11:40:012
3129684995340,10cyclictest121ktimers/011:10:090
3129693994841,5cyclictest3111127-21kworker/u8:3+events_unbound07:35:172
3129693994841,5cyclictest3111127-21kworker/u8:3+events_unbound07:35:172
3129697994736,7cyclictest3153910-21grep08:15:333
312969399461,15cyclictest32-21ksoftirqd/209:40:122
3129684994640,4cyclictest3112909-21kworker/u8:0+events_unbound08:50:410
3129693994429,5cyclictest3112909-21kworker/u8:0+events_unbound07:30:172
3129688994235,4cyclictest3221923-21auditctl12:00:001
3129693994133,4cyclictest0-21swapper/208:20:012
3129693994133,4cyclictest0-21swapper/207:45:012
3129693994133,4cyclictest0-21swapper/207:45:012
3129693994027,9cyclictest440-21cron12:35:002
3129693993933,4cyclictest3200320-21kworker/u8:1+events_unbound11:07:412
3129693993931,4cyclictest3202889-21cron10:55:002
3129688993927,9cyclictest3132325-21grep07:15:161
3129697993831,4cyclictest3220210-21cron11:54:593
3129688993829,4cyclictest0-21swapper/110:55:171
312968499381,6cyclictest131rcu_preempt07:55:120
3129693993729,4cyclictest0-21swapper/208:30:002
3129693993725,8cyclictest3209961-21grep11:15:272
312968499373,4cyclictest131rcu_preempt09:00:130
3129684993729,4cyclictest3189644-21sh10:10:000
3129693993626,6cyclictest0-21swapper/207:20:012
3129693993617,6cyclictest3200962-21kworker/u8:3+events_unbound11:03:122
3129697993527,4cyclictest0-21swapper/309:20:263
3129697993527,4cyclictest0-21swapper/308:30:203
3129693993527,5cyclictest3167150-21seq08:55:162
3129693993527,4cyclictest0-21swapper/211:30:202
3129688993524,8cyclictest3157822-21latency_hist08:30:011
3129688993523,8cyclictest231ktimers/111:00:121
3129693993427,5cyclictest3112909-21kworker/u8:0+events_unbound07:25:162
3129693993419,10cyclictest311ktimers/211:55:132
3129684993427,4cyclictest0-21swapper/010:00:280
3129684993426,4cyclictest0-21swapper/007:49:590
3129684993423,6cyclictest0-21swapper/008:25:280
3129684993412,15cyclictest0-21swapper/012:30:160
3129697993325,4cyclictest0-21swapper/311:21:053
3129697993324,5cyclictest0-21swapper/307:40:253
3129697993324,5cyclictest0-21swapper/307:40:253
3129693993326,4cyclictest0-21swapper/209:20:252
3129693993318,5cyclictest3200175-21kworker/u8:0+events_unbound12:28:172
3129688993326,4cyclictest0-21swapper/111:40:001
3129688993325,4cyclictest0-21swapper/107:20:241
3129688993324,6cyclictest3220213-21sh11:55:001
3129688993314,4cyclictest131rcu_preempt10:40:121
3129688993314,4cyclictest131rcu_preempt10:40:111
312968499333,4cyclictest131rcu_preempt08:35:120
3129684993325,5cyclictest3227926-21sendmail12:20:000
3129684993324,7cyclictest3111127-21kworker/u8:3+events_unbound09:30:510
3129684993323,7cyclictest440-21cron11:50:000
3129697993225,3cyclictest0-21swapper/307:15:013
3129693993222,7cyclictest3159971-21grep08:35:022
3129688993225,4cyclictest3184892-21unixbench_multi09:50:211
3129688993223,6cyclictest0-21swapper/108:35:021
3129688993222,6cyclictest0-21swapper/108:15:341
3129688993220,8cyclictest3173599-21cron09:15:011
312968499321,5cyclictest131rcu_preempt09:05:110
312968499321,4cyclictest131rcu_preempt11:35:140
3129697993125,3cyclictest0-21swapper/311:10:013
3129697993124,4cyclictest0-21swapper/308:00:263
3129697993123,5cyclictest3217867-21cron11:45:013
3129697993123,4cyclictest0-21swapper/308:25:193
3129697993123,4cyclictest0-21swapper/307:50:523
3129697993119,8cyclictest391ktimers/309:40:123
3129693993124,5cyclictest3200175-21kworker/u8:0+events_unbound11:51:102
3129693993124,3cyclictest0-21swapper/209:15:242
3129693993123,4cyclictest0-21swapper/208:00:252
3129688993122,6cyclictest3129996-21fschecks_count07:10:171
312968499312,5cyclictest131rcu_preempt08:00:120
3129684993125,4cyclictest3112909-21kworker/u8:0+events_unbound08:15:290
3129684993124,3cyclictest0-21swapper/009:55:250
3129684993122,4cyclictest0-21swapper/011:20:230
312968499310,8cyclictest0-21swapper/010:10:090
3129697993022,4cyclictest0-21swapper/309:05:013
3129697993018,8cyclictest3202480-21grep10:50:213
3129693993024,4cyclictest3177516-21kworker/u8:2+events_unbound10:07:532
3129693993021,6cyclictest3163354-21apt08:45:002
3129693993021,6cyclictest3163354-21apt08:45:002
3129693993010,5cyclictest131rcu_preempt10:15:112
3129688993023,4cyclictest0-21swapper/112:10:201
3129688993022,4cyclictest0-21swapper/107:55:221
3129688993021,5cyclictest3149245-21latency_hist08:05:021
3129688993020,6cyclictest3187092-21sendmail09:59:591
312968499307,3cyclictest131rcu_preempt08:05:140
312968499302,5cyclictest131rcu_preempt07:10:130
3129684993025,3cyclictest0-21swapper/010:50:070
3129684993024,4cyclictest3200175-21kworker/u8:0+events_unbound12:05:280
3129684993024,3cyclictest0-21swapper/012:30:010
3129684993023,3cyclictest0-21swapper/008:40:260
3129684993023,3cyclictest0-21swapper/008:40:250
3129684993022,4cyclictest0-21swapper/009:20:010
3129684993021,4cyclictest0-21swapper/007:25:150
3129684993020,6cyclictest0-21swapper/010:20:010
312968499301,4cyclictest131rcu_preempt11:15:140
3129697992922,4cyclictest0-21swapper/310:35:253
3129697992921,4cyclictest0-21swapper/307:30:283
3129697992921,3cyclictest0-21swapper/310:15:553
3129697992920,4cyclictest0-21swapper/310:30:113
3129693992922,5cyclictest3122027-21kworker/u8:1+events_unbound07:10:122
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional