You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-07 - 05:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot5s.osadl.org (updated Mon Jul 07, 2025 00:44:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3327846995347,4cyclictest3433239-21kworker/u8:2+events_unbound00:34:062
3327837995344,6cyclictest3402778-21sh22:45:000
3327837995344,6cyclictest3402778-21sh22:44:590
3327851995143,5cyclictest3329757-21munin-run19:15:013
3327846994941,4cyclictest3335403-21munin-plugin-st19:30:012
3327846994939,4cyclictest3355747-21kworker/u8:1+events_unbound20:27:222
3327840994935,11cyclictest231ktimers/122:25:131
3327837994935,9cyclictest121ktimers/023:40:150
3327840994840,5cyclictest3329759-21cut19:15:011
3327840994720,23cyclictest0-21swapper/122:10:251
3327846994635,5cyclictest3362807-21kworker/u8:2+events_unbound20:52:262
3327840994637,5cyclictest3345891-21grep20:00:021
3327837994634,9cyclictest121ktimers/022:35:140
3327846994539,4cyclictest3361017-21kworker/u8:1+events_unbound21:07:272
3327840994516,25cyclictest0-21swapper/119:30:231
3327840994513,4cyclictest0-21swapper/121:30:011
3327846994438,4cyclictest3409542-21kworker/u8:1+events_unbound23:12:462
3327846994437,5cyclictest3376411-21kworker/u8:0+events_unbound21:32:322
3327846994433,8cyclictest3402778-21idleruntime-cro22:44:592
3327846994433,8cyclictest3402778-21idleruntime-cro22:44:592
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional