You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-02 - 20:12

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot5s (updated Sat Dec 02, 2023 12:45:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
695659995546,7cyclictest702674-21kworker/u8:2+events_unbound08:04:331
695660995036,11cyclictest311ktimers/207:25:172
695661994637,5cyclictest723531-21idleruntime-cro08:30:003
695659994539,4cyclictest730435-21kworker/u8:0+events_unbound09:44:531
695659994534,8cyclictest706461-21munin-plugin-st07:40:001
695658994535,5cyclictest718104-21kworker/u8:1+events_unbound08:14:320
695659994438,4cyclictest744216-21kworker/u8:2+events_unbound09:34:541
695659994437,5cyclictest699870-21kworker/u8:0+events_unbound07:34:251
695659994435,5cyclictest740798-21cron09:20:001
695659994435,5cyclictest740798-21cron09:20:001
695661994236,4cyclictest718104-21kworker/u8:1+events_unbound08:19:403
695661994232,7cyclictest391ktimers/311:30:223
695660994233,5cyclictest0-21swapper/208:09:332
695659994225,6cyclictest767820-21kworker/u8:1+events_unbound11:34:431
695658994236,4cyclictest780280-21sh11:20:000
695661994135,4cyclictest747153-21kworker/u8:1+events_unbound10:04:573
695660994133,5cyclictest771665-21latency_hist10:55:012
695660994132,4cyclictest0-21swapper/209:44:592
695660994131,6cyclictest0-21swapper/207:30:352
695659994133,5cyclictest767820-21kworker/u8:1+events_unbound11:36:171
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional