You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-30 - 20:39

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TQ-Systems

x86 Intel Atom E3825 @1333 MHz, Linux 4.19.37-rt20 (Profile)

Latency plot of shadow in rack #b, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot6s.osadl.org (updated Tue May 30, 2023 12:42:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32725911560,5ptp4l231rcuc/113:08:011
32725911050,2ptp4l231rcuc/116:26:591
32725911050,2ptp4l231rcuc/114:12:311
32725911040,2ptp4l231rcuc/113:35:481
32725911030,2ptp4l231rcuc/118:36:551
954321020,2sleep10-21swapper/115:50:381
32725911020,3ptp4l231rcuc/117:10:471
32725911020,3ptp4l231rcuc/114:00:431
32725911020,2ptp4l231rcuc/116:15:441
32725911020,2ptp4l231rcuc/115:43:441
4384911010,7phc2sys2424999cyclictest13:54:111
32725911010,3ptp4l231rcuc/117:45:451
32725911010,3ptp4l231rcuc/115:20:131
32725911010,2ptp4l231rcuc/117:05:331
32725911010,2ptp4l231rcuc/117:04:011
32725911000,3ptp4l231rcuc/117:26:101
32725911000,3ptp4l231rcuc/117:15:441
32725911000,3ptp4l231rcuc/114:45:171
32725911000,3ptp4l231rcuc/113:45:491
32725911000,2ptp4l231rcuc/118:00:461
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional