You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-13 - 09:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TQ-Systems
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot6s.osadl.org (updated Sat Jul 13, 2024 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32725911260,1ptp4l241ktimersoftd/104:20:421
32725911030,1ptp4l241ktimersoftd/104:18:221
32725911020,2ptp4l241ktimersoftd/105:55:181
32725911020,1ptp4l241ktimersoftd/103:58:251
32725911020,1ptp4l241ktimersoftd/100:44:131
32725911010,2ptp4l241ktimersoftd/105:21:031
3272591990,1ptp4l241ktimersoftd/104:57:191
3272591970,4ptp4l241ktimersoftd/100:40:301
3272591970,1ptp4l241ktimersoftd/104:40:191
3272591970,14ptp4l241ktimersoftd/105:00:331
3272591960,2ptp4l241ktimersoftd/103:22:431
3272591960,1ptp4l241ktimersoftd/102:50:081
3272591960,14ptp4l241ktimersoftd/103:23:381
3272591940,1ptp4l241ktimersoftd/104:38:051
3272591920,2ptp4l241ktimersoftd/103:00:501
3272591860,2ptp4l241ktimersoftd/105:04:001
3272591850,2ptp4l241ktimersoftd/105:35:541
3272591850,2ptp4l241ktimersoftd/105:35:541
3272591830,2ptp4l241ktimersoftd/104:05:571
3272591800,1ptp4l241ktimersoftd/103:40:561
3272591790,3ptp4l534-21kworker/1:004:10:461
3272591790,2ptp4l241ktimersoftd/101:47:501
3272591770,23ptp4l27802-21kworker/1:103:59:311
3272591740,1ptp4l241ktimersoftd/105:13:271
3272591740,1ptp4l241ktimersoftd/105:13:271
3272591720,3ptp4l19858-21kworker/1:106:05:051
3272591710,1ptp4l241ktimersoftd/105:16:431
3272591700,3ptp4l11799-21kworker/1:205:49:541
3272591700,1ptp4l241ktimersoftd/102:02:211
3272591680,1ptp4l241ktimersoftd/104:27:061
3272591660,1ptp4l241ktimersoftd/101:36:551
3272591640,1ptp4l241ktimersoftd/103:48:421
3272591630,1ptp4l241ktimersoftd/104:31:011
3272591620,1ptp4l241ktimersoftd/103:29:551
438291600,9getstats2513599cyclictest01:39:281
3272591580,3ptp4l16570-21kworker/1:103:33:451
232132584,40sleep00-21swapper/000:38:460
3272591570,1ptp4l241ktimersoftd/105:58:511
438491551,30phc2sys11955-21diskmemload04:49:591
3272591550,3ptp4l3547-21kworker/1:105:23:591
3272591550,3ptp4l19897-21kworker/1:004:48:141
3272591550,1ptp4l241ktimersoftd/102:09:461
3272591540,3ptp4l3292-21kworker/1:206:12:111
3272591530,3ptp4l16179-21kworker/1:005:43:281
3272591530,1ptp4l241ktimersoftd/101:14:081
3272591530,1ptp4l241ktimersoftd/101:14:081
3272591520,3ptp4l3547-21kworker/1:105:33:131
3272591510,1ptp4l241ktimersoftd/103:11:341
3272591510,1ptp4l241ktimersoftd/103:08:021
3272591500,2ptp4l241ktimersoftd/102:47:331
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional