You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-20 - 00:09

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TQ-Systems
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot6s.osadl.org (updated Fri Apr 19, 2024 12:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32725912010,4ptp4l241ktimersoftd/112:10:411
32725912010,4ptp4l241ktimersoftd/112:10:411
560721260,8sleep0637899cyclictest14:30:370
32725911130,2ptp4l241ktimersoftd/117:38:161
32725911110,2ptp4l241ktimersoftd/116:22:161
32725911070,2ptp4l241ktimersoftd/115:01:331
32725911030,1ptp4l241ktimersoftd/116:56:271
32725911000,14ptp4l241ktimersoftd/114:32:011
3272591990,13ptp4l241ktimersoftd/113:54:501
3272591980,1ptp4l241ktimersoftd/115:15:481
136962970,3sleep00-21swapper/014:41:590
3272591960,1ptp4l241ktimersoftd/117:44:581
3272591960,1ptp4l241ktimersoftd/116:46:461
3272591960,1ptp4l241ktimersoftd/116:46:461
3272591880,2ptp4l241ktimersoftd/116:14:251
3272591870,2ptp4l241ktimersoftd/116:54:311
3272591870,2ptp4l241ktimersoftd/113:55:331
3272591840,2ptp4l241ktimersoftd/115:31:011
3272591840,1ptp4l241ktimersoftd/115:06:511
104432830,6sleep1241ktimersoftd/114:37:271
3272591820,3ptp4l17297-21kworker/1:114:01:021
3272591820,1ptp4l241ktimersoftd/117:26:361
3272591820,1ptp4l241ktimersoftd/112:30:301
3272591800,1ptp4l241ktimersoftd/116:25:301
3272591790,1ptp4l241ktimersoftd/113:33:161
3272591780,2ptp4l241ktimersoftd/117:02:551
3272591770,1ptp4l241ktimersoftd/114:45:051
3272591760,1ptp4l241ktimersoftd/117:05:491
3272591750,3ptp4l16405-21kworker/1:215:36:431
3272591710,1ptp4l241ktimersoftd/117:18:091
3272591680,1ptp4l241ktimersoftd/114:46:411
3272591670,1ptp4l241ktimersoftd/116:32:371
3272591660,11ptp4l241ktimersoftd/115:55:221
3272591650,1ptp4l241ktimersoftd/116:17:481
59452634,9sleep00-21swapper/012:11:070
59452634,9sleep00-21swapper/012:11:070
3272591630,1ptp4l241ktimersoftd/116:09:231
3272591630,1ptp4l241ktimersoftd/116:09:231
3272591620,1ptp4l241ktimersoftd/115:49:181
3272591580,2ptp4l241ktimersoftd/115:53:491
3272591570,1ptp4l241ktimersoftd/113:38:131
3272591540,3ptp4l17478-21kworker/1:212:45:321
3272591520,3ptp4l23641-21kworker/1:114:11:181
3272591510,3ptp4l12819-21kworker/1:113:45:271
3272591510,1ptp4l241ktimersoftd/115:12:061
3272591500,1ptp4l241ktimersoftd/116:43:351
3272591500,1ptp4l241ktimersoftd/116:00:521
3272591500,1ptp4l241ktimersoftd/114:50:431
3272591490,1ptp4l241ktimersoftd/117:32:211
3272591490,1ptp4l241ktimersoftd/117:24:201
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional