You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-06 - 23:21

ARM Xilinx Zync @666 MHz, Linux 3.12.24-rt38 (Profile)

Latency plot of system in rack #b, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot8.osadl.org (updated Tue Jan 31, 2023 00:43:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
17483996914cyclictest0-21swapper/000:12:420
17483996226cyclictest0-21swapper/022:27:340
17483996226cyclictest0-21swapper/022:27:340
17483995923cyclictest0-21swapper/022:34:460
17483995923cyclictest0-21swapper/021:47:400
17483995923cyclictest0-21swapper/020:40:210
17483995822cyclictest2989-21runrttasks19:49:390
17483995822cyclictest0-21swapper/023:19:520
17483995822cyclictest0-21swapper/021:37:590
17483995822cyclictest0-21swapper/020:30:290
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional