You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-31 - 06:59

ARM Xilinx Zync @666 MHz, Linux 3.12.24-rt38 (Profile)

Latency plot of system in rack #b, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot8.osadl.org (updated Tue May 30, 2023 12:43:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
587502986000irq/54-eth00-21swapper/107:06:591
6452996731cyclictest0-21swapper/109:07:491
6452996648cyclictest4281-21cut08:42:471
6452996630cyclictest0-21swapper/107:37:511
6452996547cyclictest27248-21tune2fs09:52:441
6452996428cyclictest17052-21seq12:37:561
6452996345cyclictest6632-21munin-node1
6452996345cyclictest14657-21apt-get12:32:371
6452996327cyclictest24554-21fschecks_time11:22:451
6452996226cyclictest9047-21chrt10:36:221
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional