You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-17 - 05:42

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot8s (updated Fri Apr 17, 2026 00:44:17)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1518112211988,9sleep40-21swapper/419:07:294
1518112211988,9sleep40-21swapper/419:07:284
15182632118103,10sleep70-21swapper/719:09:407
15182632118103,10sleep70-21swapper/719:09:397
15182772117103,9sleep30-21swapper/319:09:513
15182772117103,9sleep30-21swapper/319:09:513
15180982115101,9sleep10-21swapper/119:07:161
15180982115101,9sleep10-21swapper/119:07:161
15180462114100,9sleep50-21swapper/519:06:335
15180462114100,9sleep50-21swapper/519:06:325
1518043211399,9sleep20-21swapper/219:06:292
1518043211399,9sleep20-21swapper/219:06:292
1518162211282,10sleep00-21swapper/019:08:120
1518162211282,10sleep00-21swapper/019:08:120
1518179210894,9sleep60-21swapper/619:08:276
1518179210894,9sleep60-21swapper/619:08:276
1518676991052,101cyclictest31-21ksoftirqd/223:38:582
151867699105103,0cyclictest31-21ksoftirqd/222:00:482
1518676991041,100cyclictest31-21ksoftirqd/222:17:002
1518676991040,101cyclictest141rcu_preempt00:13:382
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional