You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-10-04 - 08:57

x86 Intel Core i7-X990 @3467 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #c, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rackcslot1.osadl.org (updated Tue Oct 04, 2022 00:48:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1688421060,1sleep100-21swapper/1000:36:442
3264721040,1sleep111341ktimersoftd/1123:37:373
3954991010,95rtkit-daemon0-21swapper/819:06:5610
94622730,0sleep80-21swapper/823:09:4310
88627263,6sleep110-21swapper/1119:06:133
81827262,7sleep20-21swapper/219:05:404
102512710,1sleep20-21swapper/200:30:114
282622690,1sleep4571ktimersoftd/423:30:546
96726858,7sleep100-21swapper/1019:07:132
93026744,7sleep40-21swapper/419:06:436
91126555,7sleep30-21swapper/319:06:295
96326455,6sleep60-21swapper/619:07:098
95326455,6sleep90-21swapper/919:07:0011
326002640,1sleep332597-21ssh00:15:585
243802640,1sleep80-21swapper/800:05:2510
107726455,6sleep50-21swapper/519:08:327
9042630,0sleep101221rcuc/1000:18:422
46922630,1sleep7891rcuc/723:43:109
325792630,1sleep110-21swapper/1100:15:543
40042620,1sleep60-21swapper/621:40:188
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional