You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-16 - 09:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rackcslot1.osadl.org (updated Tue Apr 16, 2024 01:41:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3200:40:449084
16,00:40:139083
36,00:40:139082
32,00:40:139081
33,00:40:139080
33,00:40:139079
30,00:40:139078
17,00:40:139077
34,00:40:139076
36,00:40:139075
29,00:40:139074
31,00:40:139073
000:40:139069
0,00:40:139068
0,00:40:139067
0,00:40:139066
0,00:40:139065
0,00:40:139064
0,00:40:139063
0,00:40:139062
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional