You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-06 - 23:12

x86 Intel Celeron G3900 @2800 MHz, Linux 4.16.15-rt7 (Profile)

Latency plot of system in rack #c, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot2.osadl.org (updated Mon Feb 06, 2023 12:43:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
314932780,0sleep0596-21lldpd07:53:000
65332730,0sleep1596-21lldpd10:52:431
246292220,1sleep1596-21lldpd09:50:081
13951992220,1cyclictest596-21lldpd12:17:061
13951992220,1cyclictest0-21swapper/111:48:461
13951992220,1cyclictest0-21swapper/110:53:431
13951992220,1cyclictest0-21swapper/110:27:571
13951992220,1cyclictest0-21swapper/108:44:461
13951992220,1cyclictest0-21swapper/108:34:471
13951992217,1cyclictest0-21swapper/108:26:311
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional