You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-02 - 20:14

x86 Intel Celeron G3900 @2800 MHz, Linux 4.16.15-rt7 (Profile)

Latency plot of system in rack #c, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot2.osadl.org (updated Fri Jun 02, 2023 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
289242710,1sleep028923-21seq11:32:440
2122927158,8sleep10-21swapper/107:04:311
2128627057,8sleep00-21swapper/007:05:070
21679991715,1cyclictest50742sleep109:09:221
21679991610,6cyclictest0-21swapper/109:47:451
21679991610,6cyclictest0-21swapper/107:22:491
21678991616,0cyclictest0-21swapper/010:44:580
21678991616,0cyclictest0-21swapper/009:32:470
21678991614,1cyclictest23537-21timerandwakeup08:32:450
21678991611,4cyclictest31614-21kworker/0:110:41:440
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional