You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-25 - 21:12

x86 Intel Celeron G3900 @2800 MHz, Linux 4.16.15-rt7 (Profile)

Latency plot of system in rack #c, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot2.osadl.org (updated Fri May 20, 2022 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2606227057,8sleep10-21swapper/119:08:031
2586926553,8sleep00-21swapper/019:06:010
26388991816,1cyclictest12764-21ssh23:36:421
26388991810,0cyclictest0-21swapper/121:54:511
26388991810,0cyclictest0-21swapper/119:59:511
26387991716,1cyclictest14967-21ssh22:53:040
26387991711,5cyclictest6189-21kworker/0:021:37:110
26388991615,0cyclictest30923-21ssh00:04:331
26388991614,1cyclictest31829-21ssh21:42:341
26388991614,1cyclictest19460-21smartctl20:14:451
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional