You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 00:34

x86 Intel Celeron G3900 @2800 MHz, Linux 5.10.35-rt39 (Profile)

Latency plot of system in rack #c, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot5.osadl.org (updated Thu Jun 30, 2022 12:43:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2534299330,32cyclictest25036-21meminfo11:15:171
2534299300,29cyclictest18521-21meminfo09:35:171
2534199280,27cyclictest30532-21meminfo07:20:170
2534199280,27cyclictest14641-21meminfo09:25:180
2534299270,23cyclictest26304-21meminfo09:55:171
2534299250,24cyclictest27773-21meminfo07:15:001
2534199250,24cyclictest16001-21meminfo12:15:150
2534199240,24cyclictest13744-21meminfo08:00:160
2534299220,21cyclictest26015-21meminfo07:10:161
2534199220,22cyclictest10741-21meminfo09:15:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional