You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 00:38

x86 Intel Core i7-3770K @3500 MHz, Linux 5.4.102-rt53 (Profile)

Latency plot of system in rack #c, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot6.osadl.org (updated Thu Jun 30, 2022 00:46:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
350085129659,11sleep20-21swapper/219:06:152
350111928956,12sleep00-21swapper/019:09:590
3501299998417,37cyclictest0-21swapper/019:56:270
3501299998416,37cyclictest0-21swapper/022:56:270
3501299998415,38cyclictest0-21swapper/019:21:270
36776592830,0sleep50-21swapper/522:46:135
36602752830,0sleep70-21swapper/722:30:227
3501299998215,37cyclictest0-21swapper/020:46:270
3501299998114,38cyclictest0-21swapper/019:31:260
349941028161,18sleep70-21swapper/719:05:167
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional