You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2022-01-23 - 10:14

Intel(R) Core(TM) i7-6700K CPU @ 4.00GHz, Linux 5.4.102-rt53 (Profile)

Latency plot of system in rack #c, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot6.osadl.org (updated Sun Jan 23, 2022 00:46:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
9236452137119,3sleep10-21swapper/119:05:281
924686210586,17sleep70-21swapper/719:07:037
92458729441,12sleep40-21swapper/419:05:404
212099910,46rtkit-daemon0-21swapper/619:05:116
925113999018,40cyclictest0-21swapper/219:49:482
925113998916,40cyclictest0-21swapper/220:24:492
92377128969,4sleep20-21swapper/219:05:282
925113998715,38cyclictest0-21swapper/222:39:492
925127998619,33cyclictest0-21swapper/421:19:484
925113998116,32cyclictest0-21swapper/223:04:482
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional