You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 19:04

x86 Intel Core i7-3770K @3500 MHz, Linux 5.4.102-rt53 (Profile)

Latency plot of system in rack #c, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot6.osadl.org (updated Tue Feb 07, 2023 00:46:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
16422322136118,3sleep50-21swapper/519:06:115
1641597211091,4sleep60-21swapper/619:05:256
17570622980,0sleep60-21swapper/621:50:416
164207529473,18sleep30-21swapper/319:05:303
164236429356,11sleep20-21swapper/219:08:012
164242729056,11sleep00-21swapper/019:08:560
1642690998416,36cyclictest0-21swapper/020:02:090
164236328461,11sleep10-21swapper/119:08:001
1642744998316,37cyclictest0-21swapper/700:32:087
1642690998316,36cyclictest0-21swapper/023:42:080
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional