You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-02 - 20:34

x86 AMD 1950X @3700 MHz, Linux 5.10.47-rt46 (Profile)

Latency plot of system in rack #c, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Fri Jun 02, 2023 12:48:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2279912860,278ptp4l0-21swapper/107:08:061
144482172165,6sleep200-21swapper/2007:09:4713
156669916439,75cyclictest151rcu_preempt11:00:2830
157009914628,65cyclictest0-21swapper/1611:30:318
156669913912,91cyclictest0-21swapper/809:08:0330
156669913912,91cyclictest0-21swapper/809:08:0330
157639913758,68cyclictest0-21swapper/2511:45:3718
157639913652,64cyclictest0-21swapper/2510:46:2118
157009913625,65cyclictest0-21swapper/1607:26:528
156539913628,73cyclictest0-21swapper/509:55:2527
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional