You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 00:44

x86 AMD 1950X @3700 MHz, Linux 5.10.47-rt46 (Profile)

Latency plot of system in rack #c, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Thu Jun 30, 2022 12:49:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2931599386187,1cyclictest151rcu_preempt09:24:429
2927499328133,1cyclictest151rcu_preempt11:10:1030
2642912710,263ptp4l0-21swapper/107:09:541
2642912710,263ptp4l0-21swapper/107:09:541
292929925760,22cyclictest151rcu_preempt11:31:374
29315991839,144cyclictest0-21swapper/1710:45:159
293159918310,152cyclictest0-21swapper/1709:51:459
29383991681,138cyclictest0-21swapper/2811:27:0721
29315991599,88cyclictest0-21swapper/1711:30:519
29315991589,96cyclictest0-21swapper/1709:28:289
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional