You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-03-02 - 17:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Sat Mar 02, 2024 00:48:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2279912480,232ptp4l0-21swapper/119:05:221
177899918244,132cyclictest0-21swapper/2900:27:5722
176709917625,108cyclictest0-21swapper/600:25:2528
176709917525,108cyclictest0-21swapper/623:19:5228
176709917520,140cyclictest0-21swapper/621:36:0128
176709917520,140cyclictest0-21swapper/621:36:0028
177899916324,138cyclictest0-21swapper/2922:57:5622
176709916220,141cyclictest52-21ksoftirqd/623:20:1228
176709916125,134cyclictest0-21swapper/620:35:2328
176709916017,115cyclictest8434-21taskset20:18:1628
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional