You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 06:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Sat Jul 27, 2024 00:49:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
22660992058,1cyclictest151rcu_preempt00:06:3110
22660992058,1cyclictest151rcu_preempt00:06:3110
2279912010,185ptp4l0-21swapper/119:05:181
225229919128,141cyclictest0-21swapper/221:10:5012
225499918912,89cyclictest0-21swapper/521:40:1727
226999918510,126cyclictest0-21swapper/2321:34:2416
225229917826,151cyclictest0-21swapper/219:10:2112
225229917826,151cyclictest0-21swapper/219:10:2112
225229917525,109cyclictest0-21swapper/222:52:0412
225229916520,106cyclictest0-21swapper/223:05:1412
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional