You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 19:13

x86 AMD 1950X @3700 MHz, Linux 5.10.47-rt46 (Profile)

Latency plot of system in rack #c, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Tue Feb 07, 2023 12:50:16)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2471099321122,196cyclictest151rcu_preempt10:28:068
2471099321122,196cyclictest151rcu_preempt10:28:068
2279912790,264ptp4l0-21swapper/107:10:001
2279912790,264ptp4l0-21swapper/107:10:001
231191199194,4phc2sys0-21swapper/207:09:2512
231191199194,4phc2sys0-21swapper/207:09:2512
247299915834,80cyclictest0-21swapper/2111:11:3514
247299915431,85cyclictest0-21swapper/2108:55:2414
247299915429,101cyclictest0-21swapper/2111:53:5414
247299915429,101cyclictest0-21swapper/2111:53:5414
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional