You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-24 - 17:36

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackcslot8s.osadl.org (updated Wed Apr 24, 2024 12:46:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
125391650,6ptp4l0-21swapper/407:09:084
125391620,31ptp4l0-21swapper/107:08:211
125391620,29ptp4l0-21swapper/007:08:440
1389915846,7phc2sys0-21swapper/707:07:017
125391570,5ptp4l0-21swapper/207:06:522
307662530,0sleep50-21swapper/509:35:225
2450025343,6sleep50-21swapper/507:07:135
2280125141,6sleep60-21swapper/607:05:066
2465324834,9sleep30-21swapper/307:09:123
125391330,0ptp4l0-21swapper/211:40:242
125391330,0ptp4l0-21swapper/012:05:260
125391310,0ptp4l0-21swapper/209:21:072
125391310,0ptp4l0-21swapper/010:33:230
125391300,1ptp4l25664-21ssh11:04:095
125391300,0ptp4l0-21swapper/611:44:146
125391300,0ptp4l0-21swapper/611:39:026
125391300,0ptp4l0-21swapper/510:00:155
125391300,0ptp4l0-21swapper/510:00:155
125391300,0ptp4l0-21swapper/509:55:175
125391300,0ptp4l0-21swapper/209:45:272
125391300,0ptp4l0-21swapper/111:09:461
125391300,0ptp4l0-21swapper/010:57:090
125391290,0ptp4l0-21swapper/612:33:136
125391280,0ptp4l0-21swapper/508:15:105
125391280,0ptp4l0-21swapper/111:00:361
125391280,0ptp4l0-21swapper/010:47:030
125391280,0ptp4l0-21swapper/010:27:520
125391270,3ptp4l11406-21diskmemload11:59:170
125391270,3ptp4l0-21swapper/211:16:062
125391270,3ptp4l0-21swapper/112:40:001
125391270,1ptp4l0-21swapper/010:39:560
125391270,0ptp4l11406-21diskmemload12:12:150
125391270,0ptp4l0-21swapper/612:35:256
125391270,0ptp4l0-21swapper/609:52:326
125391270,0ptp4l0-21swapper/511:18:525
125391270,0ptp4l0-21swapper/212:09:272
125391270,0ptp4l0-21swapper/210:17:102
125391270,0ptp4l0-21swapper/210:17:092
125391270,0ptp4l0-21swapper/209:52:292
125391270,0ptp4l0-21swapper/209:16:062
125391270,0ptp4l0-21swapper/112:18:201
125391270,0ptp4l0-21swapper/111:18:551
125391270,0ptp4l0-21swapper/110:05:011
125391270,0ptp4l0-21swapper/012:16:500
125391270,0ptp4l0-21swapper/009:13:460
125391260,3ptp4l1618-21latency09:40:180
125391260,3ptp4l0-21swapper/211:56:262
125391260,0ptp4l0-21swapper/610:37:146
125391260,0ptp4l0-21swapper/609:17:536
125391260,0ptp4l0-21swapper/512:08:215
125391260,0ptp4l0-21swapper/511:09:335
125391260,0ptp4l0-21swapper/510:58:535
125391260,0ptp4l0-21swapper/507:54:235
125391260,0ptp4l0-21swapper/209:11:012
125391260,0ptp4l0-21swapper/111:21:341
125391260,0ptp4l0-21swapper/110:29:251
125391260,0ptp4l0-21swapper/012:24:420
125391260,0ptp4l0-21swapper/010:24:090
125391250,2ptp4l0-21swapper/510:26:375
125391250,0ptp4l0-21swapper/611:15:496
125391250,0ptp4l0-21swapper/609:46:366
125391250,0ptp4l0-21swapper/609:43:016
125391250,0ptp4l0-21swapper/608:10:256
125391250,0ptp4l0-21swapper/607:50:176
125391250,0ptp4l0-21swapper/511:30:145
125391250,0ptp4l0-21swapper/511:22:235
125391250,0ptp4l0-21swapper/510:10:555
125391250,0ptp4l0-21swapper/509:43:465
125391250,0ptp4l0-21swapper/210:41:022
125391250,0ptp4l0-21swapper/209:58:522
125391250,0ptp4l0-21swapper/209:42:452
125391250,0ptp4l0-21swapper/109:44:011
125391250,0ptp4l0-21swapper/011:45:480
125391240,4ptp4l0-21swapper/007:46:220
125391240,3ptp4l0-21swapper/111:14:561
125391240,1ptp4l378-21grep08:45:134
125391240,1ptp4l31923-21fw_conntrack12:00:131
125391240,1ptp4l30208-21irqrtprio09:35:174
125391240,1ptp4l29787-21phc2sys10:20:191
125391240,1ptp4l27807-21latency_hist11:55:006
125391240,0ptp4l3172-21sed07:35:172
125391240,0ptp4l25-21ksoftirqd/112:10:131
125391240,0ptp4l0-21swapper/612:22:486
125391240,0ptp4l0-21swapper/612:15:326
125391240,0ptp4l0-21swapper/610:50:296
125391240,0ptp4l0-21swapper/610:45:306
125391240,0ptp4l0-21swapper/609:57:596
125391240,0ptp4l0-21swapper/512:28:395
125391240,0ptp4l0-21swapper/510:54:105
125391240,0ptp4l0-21swapper/508:42:255
125391240,0ptp4l0-21swapper/507:10:125
125391240,0ptp4l0-21swapper/411:00:004
125391240,0ptp4l0-21swapper/212:32:202
125391240,0ptp4l0-21swapper/212:12:302
125391240,0ptp4l0-21swapper/212:05:012
125391240,0ptp4l0-21swapper/211:35:002
125391240,0ptp4l0-21swapper/210:48:002
125391240,0ptp4l0-21swapper/210:31:472
125391240,0ptp4l0-21swapper/208:50:132
125391240,0ptp4l0-21swapper/208:30:262
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional