You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-07 - 05:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot8s.osadl.org (updated Mon Jul 07, 2025 00:46:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2692026151,6sleep70-21swapper/719:08:477
114091600,29ptp4l0-21swapper/119:07:101
114091600,29ptp4l0-21swapper/019:09:140
2697225949,6sleep30-21swapper/319:09:313
2678225847,6sleep60-21swapper/619:07:026
182572550,0sleep51093-21runrttasks21:53:045
2671925443,7sleep20-21swapper/219:06:172
114091520,5ptp4l0-21swapper/419:09:374
2692724735,7sleep50-21swapper/519:08:535
114091320,0ptp4l0-21swapper/500:25:225
114091320,0ptp4l0-21swapper/200:27:342
114091320,0ptp4l0-21swapper/121:35:181
114091310,0ptp4l0-21swapper/521:15:255
114091310,0ptp4l0-21swapper/122:10:211
114091300,0ptp4l0-21swapper/622:35:166
114091300,0ptp4l0-21swapper/500:37:155
114091300,0ptp4l0-21swapper/500:10:145
114091300,0ptp4l0-21swapper/221:57:432
114091290,0ptp4l0-21swapper/522:42:075
114091290,0ptp4l0-21swapper/223:18:432
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional