You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-27 - 07:09
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot8.osadl.org (updated Sat Apr 27, 2024 00:48:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
9519919017,136cyclictest0-21swapper/1700:15:249
9479916822,143cyclictest0-21swapper/1621:50:208
8869915931,127cyclictest0-21swapper/500:26:2227
8869915726,129cyclictest0-21swapper/521:39:3827
8829915723,79cyclictest0-21swapper/422:25:2226
882991572,116cyclictest0-21swapper/421:31:0826
8869915632,91cyclictest0-21swapper/522:55:1327
8869915628,127cyclictest0-21swapper/520:45:2627
9479915320,101cyclictest0-21swapper/1621:57:138
8869915326,90cyclictest0-21swapper/500:02:5127
8829915331,107cyclictest0-21swapper/400:32:3326
9169915266,32cyclictest151rcu_preempt22:42:473
8869915023,87cyclictest0-21swapper/522:42:0927
9519914917,83cyclictest0-21swapper/1723:43:029
9519914818,83cyclictest0-21swapper/1723:55:359
8869914722,29cyclictest0-21swapper/521:26:1727
8869914632,91cyclictest0-21swapper/523:45:0127
877991461,86cyclictest0-21swapper/323:45:4323
9479914523,121cyclictest0-21swapper/1623:08:538
9169914518,94cyclictest151rcu_preempt23:09:313
9479914421,94cyclictest0-21swapper/1623:46:168
904991430,86cyclictest0-21swapper/923:40:1531
916991424,128cyclictest0-21swapper/1123:20:173
882991420,106cyclictest0-21swapper/422:30:1426
916991410,87cyclictest0-21swapper/1121:00:113
904991410,89cyclictest0-21swapper/923:27:0831
877991410,84cyclictest0-21swapper/322:55:2923
9969913868,29cyclictest151rcu_preempt20:43:5016
9519913815,93cyclictest21666-21taskset21:50:479
904991380,83cyclictest0-21swapper/922:10:0931
8829913817,81cyclictest151rcu_preempt19:56:0126
8829913817,81cyclictest151rcu_preempt19:56:0126
10419913855,60cyclictest0-21swapper/3023:53:0724
10419913851,55cyclictest0-21swapper/3022:24:5624
9479913722,79cyclictest0-21swapper/1621:19:598
904991370,85cyclictest0-21swapper/922:59:2031
9109913618,98cyclictest0-21swapper/1023:10:202
886991360,85cyclictest0-21swapper/523:00:0727
989991355,73cyclictest149-21ksoftirqd/2220:00:0215
989991355,73cyclictest149-21ksoftirqd/2220:00:0115
9169913519,82cyclictest82-21ksoftirqd/1119:10:023
9109913514,120cyclictest7649-21taskset21:42:082
10299913553,65cyclictest0-21swapper/2821:45:2521
9049913446,58cyclictest0-21swapper/923:32:2931
10419913441,63cyclictest0-21swapper/3023:34:2624
10419913429,62cyclictest0-21swapper/3022:55:2424
989991336,43cyclictest0-21swapper/2219:55:1215
989991336,43cyclictest0-21swapper/2219:55:1115
9479913318,86cyclictest0-21swapper/1621:29:278
947991330,83cyclictest0-21swapper/1621:20:238
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional