You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-12 - 10:47

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot8s.osadl.org (updated Sat Jul 12, 2025 00:46:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
114091800,36ptp4l0-21swapper/119:07:541
135142670,0sleep113515-21latency_hist00:20:001
1411926150,6sleep70-21swapper/719:08:557
114091610,5ptp4l0-21swapper/019:07:310
114091570,5ptp4l0-21swapper/219:08:262
2120915532,7phc2sys0-21swapper/419:07:564
204302550,2sleep31449999cyclictest23:43:323
1415025545,6sleep30-21swapper/319:09:153
1406225443,6sleep60-21swapper/619:08:066
1406124636,6sleep50-21swapper/519:08:045
114091400,0ptp4l0-21swapper/600:22:046
114091330,0ptp4l0-21swapper/421:50:224
114091330,0ptp4l0-21swapper/219:55:202
114091330,0ptp4l0-21swapper/023:20:140
114091320,0ptp4l5250-21diskmemload23:40:192
114091320,0ptp4l0-21swapper/619:55:226
114091320,0ptp4l0-21swapper/523:31:325
114091320,0ptp4l0-21swapper/521:45:155
114091320,0ptp4l0-21swapper/520:30:195
114091320,0ptp4l0-21swapper/422:45:144
114091320,0ptp4l0-21swapper/122:40:191
114091320,0ptp4l0-21swapper/122:35:351
114091310,7ptp4l0-21swapper/021:55:430
114091310,0ptp4l0-21swapper/621:21:066
114091310,0ptp4l0-21swapper/121:18:031
114091310,0ptp4l0-21swapper/119:30:151
114091300,0ptp4l0-21swapper/600:25:026
114091300,0ptp4l0-21swapper/523:18:105
114091300,0ptp4l0-21swapper/523:18:105
114091300,0ptp4l0-21swapper/223:03:072
114091300,0ptp4l0-21swapper/123:26:171
114091300,0ptp4l0-21swapper/122:10:171
114091300,0ptp4l0-21swapper/121:47:451
114091300,0ptp4l0-21swapper/120:05:211
114091300,0ptp4l0-21swapper/021:46:560
114091290,2ptp4l0-21swapper/021:10:160
114091290,0ptp4l5250-21diskmemload21:31:294
114091290,0ptp4l0-21swapper/623:03:226
114091290,0ptp4l0-21swapper/523:46:185
114091290,0ptp4l0-21swapper/523:10:325
114091290,0ptp4l0-21swapper/522:43:045
114091290,0ptp4l0-21swapper/521:52:385
114091290,0ptp4l0-21swapper/400:20:414
114091290,0ptp4l0-21swapper/223:35:442
114091290,0ptp4l0-21swapper/223:16:372
114091290,0ptp4l0-21swapper/223:16:372
114091290,0ptp4l0-21swapper/123:57:131
114091290,0ptp4l0-21swapper/123:44:471
114091290,0ptp4l0-21swapper/123:11:141
114091290,0ptp4l0-21swapper/122:46:051
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional