You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-12 - 07:33
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Mon May 12, 2025 00:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1429799259,15cyclictest9-21ksoftirqd/019:40:170
14306992417,1cyclictest0-21swapper/221:57:282
14306992215,2cyclictest8005-21latency_hist20:55:012
1430299225,11cyclictest0-21swapper/120:35:161
14306992115,1cyclictest1070-21chrt21:39:142
14306992114,2cyclictest20944-21munin-plugin-st20:20:022
14306992114,1cyclictest0-21swapper/222:50:012
1430699211,2cyclictest11144-21chrt22:53:542
1430699211,15cyclictest14416-21expr23:55:192
1430699210,16cyclictest988-21munin-run19:45:012
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional