You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-20 - 10:51
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Sat Apr 20, 2024 00:45:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1390499417416,0cyclictest0-21swapper/221:26:032
1390499417415,2cyclictest0-21swapper/219:18:022
1390499416413,3cyclictest0-21swapper/221:53:022
1390499414412,2cyclictest0-21swapper/220:22:022
1390499403401,1cyclictest25498-21kworker/2:000:01:022
13903993111,1cyclictest0-21swapper/123:34:591
1390499310304,5cyclictest20271-21gnome-shell20:58:592
13904993100,309cyclictest0-21swapper/220:45:592
13904993100,309cyclictest0-21swapper/220:45:592
13904993100,1cyclictest0-21swapper/222:45:592
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional