You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-05 - 01:40

x86 Intel Core i7-8565U @1800 MHz, Linux 5.4.17-rt9 (Profile)

Latency plot of system in rack #d, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -p99 -i200 -h400 -a0-2 -t3 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Sun Jun 04, 2023 12:45:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2994599379377,2cyclictest0-21swapper/209:41:022
2993699367364,2cyclictest0-21swapper/011:18:010
2993699356354,1cyclictest32067-21kworker/0:211:50:020
2993699353351,1cyclictest32067-21kworker/0:212:17:010
2993699351350,1cyclictest31593-21kworker/0:208:01:030
2993699351350,1cyclictest31593-21kworker/0:208:01:020
2993699342340,1cyclictest0-21swapper/009:05:020
2993699338336,1cyclictest0-21swapper/011:33:020
2993699337335,1cyclictest0-21swapper/010:02:020
2994099329328,0cyclictest0-21swapper/111:13:021
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional