You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-01 - 04:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rackdslot0.osadl.org (updated Tue Jul 01, 2025 00:45:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30173992614,7cyclictest17544-21taskset21:38:481
30174992523,1cyclictest0-21swapper/222:25:182
30173992517,7cyclictest0-21swapper/122:43:001
3017499240,0cyclictest0-21swapper/223:45:172
3017399240,5cyclictest0-21swapper/120:36:451
30172992421,2cyclictest23911-21grep19:55:170
3017499230,5cyclictest0-21swapper/221:58:412
3017399232,2cyclictest7541-21expr23:15:141
3017399232,2cyclictest11072-21chrt21:25:201
3017399230,3cyclictest15014-21latency_hist23:30:011
3017399230,2cyclictest26239-21cat21:55:011
3017399230,22cyclictest823-21systemd-network20:58:281
30172992316,6cyclictest0-21swapper/023:05:010
3017299230,5cyclictest0-21swapper/022:41:240
3017299230,19cyclictest0-21swapper/023:30:150
3017299230,19cyclictest0-21swapper/023:30:140
3017499222,17cyclictest0-21swapper/221:25:242
30174992214,3cyclictest0-21swapper/222:06:412
3017399225,11cyclictest0-21swapper/100:10:211
30173992214,7cyclictest28564-21proxymap21:57:581
30173992214,7cyclictest0-21swapper/100:30:161
3017399220,2cyclictest5229-21awk21:15:191
3017399220,2cyclictest20528-21apache_processe19:50:141
3017399220,2cyclictest12237-21cpuspeed_turbos19:35:211
3017399220,21cyclictest0-21swapper/120:32:461
3017399220,1cyclictest0-21swapper/123:00:011
3017399220,1cyclictest0-21swapper/121:45:231
3017399220,1cyclictest0-21swapper/100:35:131
3017399220,16cyclictest2543-21ntp_offset23:05:211
3017399220,16cyclictest2543-21ntp_offset23:05:211
3017399220,15cyclictest0-21swapper/123:58:591
30172992222,0cyclictest0-21swapper/019:10:190
30174992113,5cyclictest0-21swapper/223:42:292
30173992114,6cyclictest454-21plymouthd22:00:171
30173992114,6cyclictest3042-21cron19:17:021
30173992114,6cyclictest27588-21needreboot23:50:191
30173992114,6cyclictest0-21swapper/123:24:091
30173992114,3cyclictest0-21swapper/123:35:181
30173992113,7cyclictest15677-21df19:40:201
3017399211,1cyclictest15270-21uname22:30:221
3017399210,2cyclictest8066-21ntpq21:20:211
3017399210,2cyclictest12729-21cat00:25:141
3017399210,2cyclictest0-21swapper/120:20:211
3017399210,20cyclictest0-21swapper/120:45:191
3017399210,20cyclictest0-21swapper/120:10:171
3017399210,1cyclictest0-21swapper/123:30:201
3017399210,1cyclictest0-21swapper/123:30:191
3017399210,1cyclictest0-21swapper/123:15:011
3017399210,1cyclictest0-21swapper/120:05:141
3017399210,1cyclictest0-21swapper/120:00:121
3017399210,16cyclictest2049-21systemd-journal19:56:091
3017399210,15cyclictest0-21swapper/122:05:171
3017399210,14cyclictest0-21swapper/122:30:011
3017399210,0cyclictest0-21swapper/120:53:151
3017299212,3cyclictest0-21swapper/021:16:330
3017499204,15cyclictest0-21swapper/220:34:302
30174992016,3cyclictest0-21swapper/223:58:222
30174992016,3cyclictest0-21swapper/220:05:402
30173992014,5cyclictest0-21swapper/123:45:161
30173992014,5cyclictest0-21swapper/122:20:181
30173992014,5cyclictest0-21swapper/119:10:151
30173992013,6cyclictest6440-21cut19:25:011
30173992013,6cyclictest0-21swapper/100:00:131
3017399200,1cyclictest0-21swapper/123:00:151
3017399200,1cyclictest0-21swapper/122:45:181
3017399200,1cyclictest0-21swapper/122:39:561
3017399200,1cyclictest0-21swapper/121:10:141
3017399200,1cyclictest0-21swapper/121:00:181
3017399200,1cyclictest0-21swapper/100:15:141
3017399200,19cyclictest5587-21cpu22:15:171
3017399200,19cyclictest0-21swapper/123:40:181
3017399200,19cyclictest0-21swapper/121:30:181
3017399200,19cyclictest0-21swapper/120:40:121
3017399200,19cyclictest0-21swapper/120:15:201
3017399200,15cyclictest200192chrt19:49:001
3017399200,14cyclictest0-21swapper/100:21:101
3017399200,14cyclictest0-21swapper/100:21:101
3017299204,15cyclictest0-21swapper/022:51:480
3017299204,15cyclictest0-21swapper/000:11:100
3017299203,2cyclictest23598-21cat23:45:010
3017299203,16cyclictest15024-21date00:30:010
3017299202,3cyclictest0-21swapper/021:31:150
3017299201,17cyclictest29806-21cut22:00:150
3017499193,15cyclictest19250-21cut22:40:002
3017499193,15cyclictest15837-21basename00:30:172
3017499193,15cyclictest11340-21cat19:30:252
3017499193,15cyclictest0-21swapper/223:25:012
3017499192,3cyclictest0-21swapper/219:17:092
30174991917,1cyclictest30816-21grep23:00:152
30174991917,1cyclictest0-21swapper/221:20:182
30174991917,1cyclictest0-21swapper/220:48:092
30174991916,2cyclictest8015-21grep00:15:182
3017499191,4cyclictest9133-21if_enp1s022:20:202
3017499190,3cyclictest0-21swapper/220:20:242
3017499190,2cyclictest0-21swapper/221:30:172
3017499190,18cyclictest24290-21latency19:55:182
3017499190,15cyclictest0-21swapper/222:50:152
3017499190,15cyclictest0-21swapper/221:47:102
30173991915,3cyclictest0-21swapper/119:30:221
3017399190,1cyclictest0-21swapper/122:51:471
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional