You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-24 - 12:10
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rackdslot0.osadl.org (updated Sat May 24, 2025 00:46:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7849992725,0cyclictest0-21swapper/200:20:162
784099230,22cyclictest0-21swapper/022:28:280
784999225,16cyclictest9199-21ls23:00:012
784099220,21cyclictest823-21systemd-network21:34:490
7849992113,4cyclictest0-21swapper/220:02:442
784999193,15cyclictest0-21swapper/221:02:042
784999192,15cyclictest4593-21H212:26:332
7849991918,1cyclictest15892-21kworker/2:219:57:432
7849991917,1cyclictest28-21ksoftirqd/220:11:532
784999190,2cyclictest4538-21H212:26:332
784999190,2cyclictest4538-21H212:26:332
784999190,2cyclictest4523-21H212:26:332
784999190,1cyclictest0-21swapper/223:23:562
784999190,1cyclictest0-21swapper/200:33:242
784999190,17cyclictest4526-21H212:26:332
784999190,16cyclictest4538-21H212:26:332
784999190,16cyclictest4526-21H212:26:332
784499192,2cyclictest4581-21H212:26:331
784499192,16cyclictest29224-21cron22:39:011
7844991916,2cyclictest28561-21idleruntime19:45:161
7844991914,4cyclictest0-21swapper/122:23:481
7844991914,2cyclictest4528-21H212:26:331
784499190,1cyclictest0-21swapper/123:50:011
784499190,17cyclictest4581-21H212:26:331
784099193,15cyclictest0-21swapper/000:00:450
7840991917,1cyclictest0-21swapper/023:40:520
7840991917,1cyclictest0-21swapper/020:42:080
7840991916,2cyclictest4593-21H212:26:330
7840991911,4cyclictest0-21swapper/023:35:010
784099190,2cyclictest4593-21H212:26:330
784099190,16cyclictest4593-21H212:26:330
7849991816,1cyclictest0-21swapper/223:25:192
7849991816,1cyclictest0-21swapper/222:25:542
7849991815,2cyclictest4523-21H212:26:332
784999181,1cyclictest0-21swapper/222:20:242
784999180,3cyclictest4526-21H212:26:332
784999180,3cyclictest28397-21anvil23:35:122
784999180,2cyclictest6912-21cpuspeed_turbos20:05:142
784999180,17cyclictest4528-21H212:26:332
784999180,16cyclictest4593-21H212:26:332
784999180,15cyclictest4538-21H212:26:332
784999180,15cyclictest4538-21H212:26:332
784499182,15cyclictest21-21ksoftirqd/119:32:181
7844991816,1cyclictest21-21ksoftirqd/100:38:011
7844991816,1cyclictest0-21swapper/123:30:221
7844991816,1cyclictest0-21swapper/123:20:181
7844991816,1cyclictest0-21swapper/123:16:201
7844991816,1cyclictest0-21swapper/122:33:441
7844991816,1cyclictest0-21swapper/119:55:161
7844991815,2cyclictest4528-21H212:26:331
7844991815,2cyclictest4528-21H212:26:331
784499181,2cyclictest4538-21H212:26:331
784499181,2cyclictest4538-21H212:26:331
784499181,16cyclictest11853-21smtpd23:04:151
784499180,2cyclictest4534-21H212:26:331
784499180,17cyclictest4401-21nfsd420:55:181
784499180,17cyclictest31916-21ls22:40:231
7840991816,1cyclictest0-21swapper/022:31:230
7840991815,2cyclictest483-21chrt21:45:550
7840991815,2cyclictest4523-21H212:26:330
7840991815,2cyclictest13695-21if_lxdbr022:10:200
784099181,16cyclictest3232-21expr20:55:150
784099180,1cyclictest0-21swapper/023:22:180
784099180,17cyclictest4581-21H212:26:330
784099180,15cyclictest4526-21H212:26:330
784999172,15cyclictest28-21ksoftirqd/222:30:292
7849991716,1cyclictest0-21swapper/200:14:382
7849991715,1cyclictest4593-21H212:26:332
7849991715,1cyclictest4528-21H212:26:332
7849991715,1cyclictest0-21swapper/220:15:192
7849991714,2cyclictest4534-21H212:26:332
7849991714,2cyclictest4528-21H212:26:332
7849991714,2cyclictest4526-21H212:26:332
7849991714,2cyclictest4523-21H212:26:332
7849991714,2cyclictest13316-21bounce19:16:482
7849991714,2cyclictest12622-21latency21:10:172
7849991714,2cyclictest11444-21fschecks_time00:00:162
7849991713,3cyclictest3692-21master20:26:442
7849991712,2cyclictest10089-21cpuspeed_turbos22:05:142
784999170,2cyclictest4581-21H212:26:332
784999170,2cyclictest4526-21H212:26:332
784999170,2cyclictest13013-21cut22:10:182
784999170,1cyclictest0-21swapper/219:47:262
784999170,16cyclictest9862-21grep19:10:232
784999170,16cyclictest823-21systemd-network23:44:312
784999170,16cyclictest4526-21H212:26:332
784999170,16cyclictest4523-21H212:26:332
784999170,16cyclictest28495-21perf23:35:002
784999170,16cyclictest2716-21latency_hist20:55:012
784999170,16cyclictest24947-21nfsd420:35:172
784999170,16cyclictest20176-21which19:30:132
784999170,16cyclictest16896-21tr19:25:152
784999170,16cyclictest16896-21tr19:25:142
784999170,16cyclictest1542-21cpuspeed_turbos21:50:142
784999170,15cyclictest4528-21H212:26:332
784999170,15cyclictest4528-21H212:26:332
784499172,1cyclictest0-21swapper/121:10:151
7844991715,1cyclictest0-21swapper/100:17:471
7844991715,1cyclictest0-21swapper/100:17:461
7844991714,2cyclictest8198-21cpuspeed_turbos19:10:161
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional