You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-12 - 12:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Sat Jul 12, 2025 00:46:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1784999250,21cyclictest0-21swapper/219:15:562
1784599243,1cyclictest0-21swapper/121:13:291
1784599242,3cyclictest0-21swapper/120:50:221
1784999230,3cyclictest32615-21if_lxdbr021:30:172
1784999230,22cyclictest13209-21sh20:00:012
1784999230,17cyclictest23646-21sed00:05:212
1784999221,20cyclictest4539-21H212:26:332
1784999221,20cyclictest30980-21taskset21:25:352
1784999221,20cyclictest0-21swapper/222:10:172
1784999220,21cyclictest966-21expr20:35:152
1784999220,21cyclictest7291-21cat19:45:272
1784999220,21cyclictest6840-21mailstats23:35:252
1784999220,21cyclictest6005-21sed22:39:012
1784999220,21cyclictest25434-21date22:15:192
1784999220,21cyclictest18354-21tr19:10:142
1784999220,1cyclictest0-21swapper/222:50:162
1784999220,1cyclictest0-21swapper/200:25:162
1784999220,0cyclictest0-21swapper/220:59:332
1784599222,19cyclictest29581-21taskset00:16:181
1784599222,16cyclictest967-21thermald22:10:221
1784599220,21cyclictest130162chrt19:57:321
1784999214,3cyclictest0-21swapper/200:12:462
1784999212,18cyclictest285592chrt19:28:582
17849992114,6cyclictest29382-21expr23:20:142
17849992114,6cyclictest18907-21sed20:10:002
17849992114,6cyclictest0-21swapper/200:19:102
1784999211,19cyclictest0-21swapper/223:12:482
1784999210,7cyclictest5716-21expr21:40:142
1784999210,6cyclictest878-21cut00:25:012
1784999210,6cyclictest603-21awk19:35:192
1784999210,6cyclictest5739-21chrt00:30:202
1784999210,6cyclictest24450-21latency_hist20:20:012
1784999210,6cyclictest198532sleep220:10:152
1784999210,2cyclictest13809-21expr21:55:172
1784999210,20cyclictest9825-21expr20:50:152
1784999210,20cyclictest30946-21sort19:30:222
1784999210,20cyclictest18230-21sed22:00:252
1784999210,20cyclictest17837-21cat21:05:142
1784999210,20cyclictest17837-21cat21:05:142
1784999210,20cyclictest15755-21sed21:00:192
1784999210,20cyclictest15537-21timerwakeupswit23:50:242
1784999210,20cyclictest12611-21sort21:50:252
1784999210,20cyclictest0-21swapper/221:20:182
1784999210,1cyclictest0-21swapper/222:05:162
1784999210,1cyclictest0-21swapper/220:40:162
1784999210,1cyclictest0-21swapper/220:40:162
1784999210,1cyclictest0-21swapper/220:30:142
1784999210,1cyclictest0-21swapper/219:40:182
17845992115,5cyclictest14103-21chrt22:52:161
17845992114,6cyclictest9145-21chrt00:37:161
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional