You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-30 - 05:48

x86 Intel Atom E3845 @1910 MHz, Linux 4.19.37-rt19 (Profile)

Latency plot of system in rack #d, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Mon Jan 30, 2023 00:46:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
551981800,10rtkit-daemon550-21rtkit-daemon19:05:380
2717921650,7sleep22088499cyclictest20:30:312
2770521640,8sleep32088599cyclictest19:25:003
1176911600,13ptp4l0-21swapper/119:07:581
1176911320,15ptp4l0-21swapper/219:09:482
1176911150,14ptp4l0-21swapper/319:09:433
289752750,9sleep02088299cyclictest20:35:230
117691710,9ptp4l2088299cyclictest21:01:380
117691670,2ptp4l0-21swapper/119:55:161
2088399669,13cyclictest29665-21chrt19:25:551
117691660,4ptp4l25864-21ls21:35:362
117691650,4ptp4l31830-21hddtemp_smartct21:50:220
117691630,9ptp4l0-21swapper/323:26:443
117691630,4ptp4l0-21swapper/019:10:010
117691630,2ptp4l0-21swapper/123:12:071
217532620,2sleep00-21swapper/023:45:360
117691620,19ptp4l32626-21runrttasks19:35:200
117691610,2ptp4l0-21swapper/219:18:272
117691600,2ptp4l0-21swapper/200:14:592
117691590,2ptp4l0-21swapper/200:30:292
117691590,2ptp4l0-21swapper/200:19:482
117691590,2ptp4l0-21swapper/200:19:472
117691580,8ptp4l0-21swapper/020:33:140
117691580,2ptp4l0-21swapper/222:52:292
117691580,2ptp4l0-21swapper/220:00:582
117691580,2ptp4l0-21swapper/022:06:250
117691570,9ptp4l0-21swapper/022:46:380
117691570,2ptp4l0-21swapper/221:20:422
117691570,2ptp4l0-21swapper/220:07:162
117691570,2ptp4l0-21swapper/020:55:360
117691570,1ptp4l0-21swapper/122:05:331
117691560,2ptp4l0-21swapper/221:10:172
117691560,2ptp4l0-21swapper/000:15:540
117691560,2ptp4l0-21swapper/000:15:530
117691560,1ptp4l0-21swapper/223:29:152
117691560,1ptp4l0-21swapper/023:56:510
117691560,1ptp4l0-21swapper/023:05:200
117691560,1ptp4l0-21swapper/020:16:370
117691560,1ptp4l0-21swapper/020:05:530
117691560,1ptp4l0-21swapper/019:55:290
2088399557,8cyclictest117691ptp4l22:30:241
2088399557,20cyclictest25038-21chrt19:16:311
117691550,5ptp4l32429-21if_enp4s023:00:262
117691550,2ptp4l0-21swapper/222:59:022
117691550,2ptp4l0-21swapper/222:59:012
117691550,2ptp4l0-21swapper/019:40:150
117691550,1ptp4l0-21swapper/123:55:311
117691550,1ptp4l0-21swapper/100:06:101
117691550,1ptp4l0-21swapper/022:55:370
117691550,1ptp4l0-21swapper/022:55:360
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional