You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 16:53

x86 Intel Atom E3845 @1910 MHz, Linux 4.19.37-rt19 (Profile)

Latency plot of system in rack #d, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Mon Mar 07, 2022 12:46:04)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
847421810,8sleep2443899cyclictest09:15:002
847421810,8sleep2443899cyclictest09:15:002
219121660,8sleep0443699cyclictest11:45:090
118791143120,10phc2sys0-21swapper/107:07:371
4437999984,8cyclictest25-21ksoftirqd/108:10:141
389629572,10sleep30-21swapper/307:07:083
4437998269,8cyclictest25-21ksoftirqd/110:10:151
39282799,18sleep20-21swapper/207:07:322
4439997664,6cyclictest41-21ksoftirqd/310:40:153
4439997564,6cyclictest41-21ksoftirqd/310:00:153
4439997361,6cyclictest41-21ksoftirqd/310:55:163
4439997261,6cyclictest41-21ksoftirqd/311:20:203
443699698,14cyclictest25813-21sed12:15:050
4438996755,9cyclictest33-21ksoftirqd/209:55:152
4437996754,8cyclictest25-21ksoftirqd/109:15:151
443699679,13cyclictest11821-21ls09:15:350
4439996555,5cyclictest41-21ksoftirqd/311:25:163
4439996427,10cyclictest41-21ksoftirqd/310:05:063
4439996330,8cyclictest41-21ksoftirqd/312:15:053
443699635,13cyclictest13939-21cat08:00:120
4439996225,12cyclictest41-21ksoftirqd/308:45:323
4437996252,6cyclictest25-21ksoftirqd/111:00:151
4437996252,4cyclictest25-21ksoftirqd/107:15:151
443699625,18cyclictest11265-21irqrtprio09:55:240
4439996131,4cyclictest41-21ksoftirqd/307:55:023
4439996126,9cyclictest41-21ksoftirqd/312:00:103
443699619,11cyclictest7070-21cut10:30:180
443699615,13cyclictest2987-21awk09:05:190
443699615,13cyclictest2987-21awk09:05:190
4439996030,8cyclictest41-21ksoftirqd/311:55:093
4439996027,5cyclictest41-21ksoftirqd/312:20:143
4439996026,9cyclictest41-21ksoftirqd/309:35:273
443699605,12cyclictest30871-21df_abs08:20:190
443699604,14cyclictest31630-21cat09:40:240
443699604,13cyclictest13470-21/usr/sbin/munin12:00:030
4439995947,7cyclictest41-21ksoftirqd/311:15:193
4439995928,5cyclictest41-21ksoftirqd/308:38:263
4439995926,9cyclictest41-21ksoftirqd/309:10:173
4439995926,9cyclictest41-21ksoftirqd/309:10:173
4439995926,9cyclictest41-21ksoftirqd/308:40:143
443999591,47cyclictest12696-21sh10:40:003
4437995951,4cyclictest25-21ksoftirqd/110:15:181
443699594,13cyclictest5759-21acpi09:10:100
443699594,13cyclictest5759-21acpi09:10:100
443699593,11cyclictest3292-21fschecks_time11:05:190
4439995828,4cyclictest41-21ksoftirqd/312:30:243
4439995828,4cyclictest41-21ksoftirqd/312:25:123
4439995825,5cyclictest41-21ksoftirqd/307:15:123
4439995822,8cyclictest41-21ksoftirqd/309:20:013
4437995846,7cyclictest25-21ksoftirqd/108:25:141
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional