You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2022-01-26 - 12:11

Intel(R) Atom(TM) CPU E3845 @ 1.91GHz, Linux 4.19.37-rt19 (Profile)

Latency plot of system in rack #d, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Wed Jan 26, 2022 00:46:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1832821780,6sleep1500799cyclictest22:40:351
916921750,9sleep1500799cyclictest21:50:191
46712138115,10sleep30-21swapper/319:09:423
550981240,96rtkit-daemon3086-21apache219:05:381
44392124102,10sleep20-21swapper/219:06:392
195352890,8sleep0500699cyclictest22:05:040
168462800,2sleep10-21swapper/123:20:121
118791779,17phc2sys0-21swapper/019:08:530
78992660,2sleep10-21swapper/121:10:131
93682640,6sleep19370-21unixbench_multi20:30:371
161042630,8sleep1500799cyclictest21:20:121
174452600,8sleep3500999cyclictest23:20:203
114092590,2sleep00-21swapper/023:15:020
294152580,2sleep30-21swapper/300:15:113
8922570,2sleep00-21swapper/021:40:190
500899564,8cyclictest33-21ksoftirqd/222:20:062
500899564,6cyclictest0-21swapper/219:55:252
500899538,7cyclictest33-21ksoftirqd/219:20:022
5007995346,4cyclictest25-21ksoftirqd/120:20:151
500899526,7cyclictest0-21swapper/220:45:212
500899515,7cyclictest0-21swapper/221:25:262
500899515,7cyclictest0-21swapper/221:25:252
500899515,4cyclictest33-21ksoftirqd/221:20:352
500899513,6cyclictest0-21swapper/223:00:112
500899513,6cyclictest0-21swapper/222:55:382
500899506,7cyclictest0-21swapper/219:45:342
500899506,5cyclictest0-21swapper/223:20:022
500899505,6cyclictest0-21swapper/219:30:342
500899503,7cyclictest33-21ksoftirqd/221:30:152
500899496,9cyclictest33-21ksoftirqd/200:25:092
500899496,7cyclictest33-21ksoftirqd/220:05:342
500899496,7cyclictest33-21ksoftirqd/200:05:092
500899494,6cyclictest33-21ksoftirqd/221:47:512
500899493,5cyclictest0-21swapper/219:40:302
500899491,6cyclictest0-21swapper/221:00:252
5007994942,4cyclictest25-21ksoftirqd/123:25:151
500899486,8cyclictest33-21ksoftirqd/221:15:212
500899486,6cyclictest33-21ksoftirqd/223:10:052
500899484,6cyclictest0-21swapper/220:25:232
500899483,6cyclictest33-21ksoftirqd/220:52:392
500899476,8cyclictest33-21ksoftirqd/220:30:202
500899476,6cyclictest33-21ksoftirqd/222:40:052
500899475,8cyclictest33-21ksoftirqd/223:45:102
500899475,8cyclictest33-21ksoftirqd/220:45:012
500899475,6cyclictest0-21swapper/223:50:342
5008994740,4cyclictest10913-21cron22:35:002
500899473,6cyclictest0-21swapper/220:00:222
500899470,8cyclictest22439-21runrttasks23:25:302
500899466,8cyclictest33-21ksoftirqd/221:55:362
500899466,8cyclictest33-21ksoftirqd/220:15:292
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional