You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 06:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot3.osadl.org (updated Sat Jul 27, 2024 00:46:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
8255912020,7ptp4l401ktimersoftd/319:06:443
109672156105,38sleep10-21swapper/119:05:381
50121330,2sleep30-21swapper/300:30:113
1116829171,10sleep00-21swapper/019:08:170
7782890,8sleep31159099cyclictest23:20:203
57698860,15rtkit-daemon0-21swapper/219:08:192
825791680,8getstats1159099cyclictest23:34:363
164562670,4sleep0101ktimersoftd/019:20:130
11590996455,5cyclictest41-21ksoftirqd/322:55:123
825591620,1ptp4l401ktimersoftd/323:06:503
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional