You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-07 - 14:14
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot3.osadl.org (updated Thu Dec 07, 2023 00:46:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2213821800,8sleep02088399cyclictest20:20:240
8255911760,6ptp4l401ktimersoftd/319:09:553
872621040,8sleep32088699cyclictest22:10:013
20885999176,10cyclictest33-21ksoftirqd/220:40:192
20885998263,10cyclictest33-21ksoftirqd/200:15:232
20885998169,6cyclictest33-21ksoftirqd/219:15:212
20885997965,8cyclictest33-21ksoftirqd/222:30:202
20885997964,8cyclictest33-21ksoftirqd/221:05:172
57698730,47rtkit-daemon14890-21apache219:06:242
20885997259,7cyclictest33-21ksoftirqd/220:10:182
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional