You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-26 - 13:06
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot3.osadl.org (updated Fri Apr 26, 2024 00:46:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1739422200,6sleep10-21swapper/119:05:271
576981810,68rtkit-daemon0-21swapper/219:07:522
8255911230,51ptp4l401ktimersoftd/319:05:143
1652821190,8sleep21861199cyclictest23:40:132
2306021120,2sleep20-21swapper/222:45:172
1363121100,3sleep10-21swapper/122:25:131
1142421070,3sleep1231rcuc/123:30:011
8255911040,2ptp4l11386-21ptp4l20:00:303
114622970,5sleep3391rcuc/323:30:103
1861099708,15cyclictest8538-21sed22:15:001
1861099689,15cyclictest16664-21mailstats21:20:271
1861099688,14cyclictest4420-21latency_hist23:15:011
1861099687,14cyclictest23577-21ptp4l-jitter21:35:311
1861099657,13cyclictest27935-21date21:45:251
1861099657,13cyclictest25506-21cpu00:00:111
1861099657,12cyclictest22610-21cat22:45:121
18612996431,10cyclictest41-21ksoftirqd/323:00:013
18612996430,10cyclictest41-21ksoftirqd/323:15:003
1861099649,13cyclictest16367-21sed20:10:331
1861099647,14cyclictest17998-21cpu22:35:111
1861099638,19cyclictest20456-21grep22:40:121
27402620,2sleep30-21swapper/300:20:013
1861099626,19cyclictest15078-21latency_hist21:20:011
1861099626,13cyclictest7037-21cpuspeed_turbos23:20:131
1861099626,13cyclictest30546-21irqrtprio23:00:221
18612996144,5cyclictest41-21ksoftirqd/320:20:003
1861099618,17cyclictest1961-21ls00:15:301
18612996028,9cyclictest41-21ksoftirqd/320:30:143
1861099606,19cyclictest20061-21awk19:10:301
18609996047,6cyclictest9-21ksoftirqd/019:40:120
18612995930,9cyclictest41-21ksoftirqd/321:40:263
1861099597,16cyclictest30655-21python21:50:291
18609995946,7cyclictest9-21ksoftirqd/000:15:090
59032580,2sleep30-21swapper/323:15:293
286032580,8sleep01860999cyclictest22:55:270
18609995846,7cyclictest9-21ksoftirqd/019:15:110
18609995845,6cyclictest9-21ksoftirqd/023:30:120
18612995726,4cyclictest41-21ksoftirqd/320:10:293
18609995745,7cyclictest9-21ksoftirqd/020:05:120
18612995625,9cyclictest41-21ksoftirqd/322:21:113
18612995625,9cyclictest41-21ksoftirqd/322:21:113
18612995624,5cyclictest41-21ksoftirqd/300:20:163
1861099567,9cyclictest1584-21df20:50:141
18609995649,4cyclictest9-21ksoftirqd/023:40:000
281132550,3sleep10-21swapper/100:05:131
1861299554,5cyclictest41-21ksoftirqd/321:20:223
18611995531,5cyclictest33-21ksoftirqd/219:45:302
1861299544,6cyclictest401ktimersoftd/321:10:003
1861299534,6cyclictest41-21ksoftirqd/323:47:403
1861299534,6cyclictest41-21ksoftirqd/323:47:393
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional