You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-02 - 19:20
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot4.osadl.org (updated Sat Dec 02, 2023 12:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1299911230,4ptp4l401ktimersoftd/307:08:433
1304021160,9sleep01015199cyclictest12:00:220
1299911010,2ptp4l5618-21/usr/sbin/munin08:05:403
35252960,3sleep21015399cyclictest08:02:482
226122870,4sleep1231rcuc/107:35:251
145552870,6sleep11015299cyclictest10:50:321
129991850,2ptp4l16729-21cat09:40:223
97412822,66sleep21242-21snmpd07:08:312
56498770,51rtkit-daemon1343-21mactelnetd07:07:400
10152997334,9cyclictest25-21ksoftirqd/111:10:491
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional