You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 08:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot4.osadl.org (updated Sat Jul 27, 2024 00:46:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
95421760,8sleep1501899cyclictest23:35:011
46032145123,10sleep20-21swapper/219:08:232
1299911420,4ptp4l401ktimersoftd/319:07:163
1175721160,7sleep1501899cyclictest20:30:281
5020997937,9cyclictest41-21ksoftirqd/320:20:013
45922784,18sleep10-21swapper/119:08:141
129991780,4ptp4l41-21ksoftirqd/320:40:283
5020997735,8cyclictest41-21ksoftirqd/319:50:313
277302770,6sleep127732-21fschecks_count00:30:131
5020997634,8cyclictest41-21ksoftirqd/322:00:123
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional