You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-31 - 18:09

x86 Intel Atom E3950 @1600 MHz, Linux 5.15.70-rt50 (Profile)

Latency plot of system in rack #d, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot5.osadl.org (updated Wed May 05, 2021 00:45:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3027099372,30cyclictest9529-21kworker/0:122:19:520
3027099371,31cyclictest18330-21kworker/0:221:05:400
3027099371,31cyclictest18330-21kworker/0:221:05:400
3027099363,29cyclictest16345-21kworker/0:020:22:040
3027099363,29cyclictest16345-21kworker/0:020:22:040
3027099362,29cyclictest2216-21kworker/0:321:22:560
3027099362,29cyclictest2216-21kworker/0:321:22:560
3027099362,29cyclictest19024-21kworker/0:122:39:570
3027099362,29cyclictest19024-21kworker/0:122:39:560
3027099361,30cyclictest16345-21kworker/0:020:25:490
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional