You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 17:06

x86 Intel Atom E3950 @1600 MHz, Linux 4.19.182-rt74 (Profile)

Latency plot of system in rack #d, slot #7
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -p90 -i200 -h400 -a0-2 -t3 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot7.osadl.org (updated Wed Mar 24, 2021 00:45:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15568622234178,48sleep20-21swapper/219:08:562
15569302223174,41sleep00-21swapper/019:09:460
15565922222184,31sleep30-21swapper/319:05:313
15568512218179,31sleep10-21swapper/119:08:461
159848221850,2sleep30-21swapper/320:00:023
181813421730,4sleep0155720990cyclictest00:25:140
181813421730,4sleep0155720990cyclictest00:25:140
173382521700,3sleep30-21swapper/322:45:043
156229321610,3sleep30-21swapper/319:15:053
156229321610,3sleep30-21swapper/319:15:053
17154022950,4sleep01715391-21irqstats22:20:130
16892442890,2sleep10-21swapper/121:50:051
16892442890,2sleep10-21swapper/121:50:041
17497182710,4sleep233-21ksoftirqd/223:04:552
17497182710,4sleep233-21ksoftirqd/223:04:552
16270642690,4sleep01627066-21gltestperf20:35:010
1557209906458,4cyclictest1778893-21grep23:40:030
1557209906458,4cyclictest1778893-21grep23:40:020
1557234906357,3cyclictest1760634-21grep23:15:122
17648242610,1sleep20-21swapper/223:20:132
1557234906156,3cyclictest1618087-21head20:20:202
155720990611,57cyclictest1796774-21if_enp3s000:00:100
1557234905954,3cyclictest1683684-21sed21:40:202
1557234905953,3cyclictest1571840-21sed19:25:122
1557209905954,3cyclictest1665184-21cpuspeed_turbos21:20:090
1557209905952,5cyclictest1825181-21cpuspeed_turbos00:35:090
155720990592,54cyclictest1587146-21entropy19:45:090
1557234905852,3cyclictest1656638-21grep21:10:062
1557234905852,3cyclictest1656638-21grep21:10:062
1557234905852,3cyclictest1578882-21cut19:35:072
1557209905853,3cyclictest1571405-21if_enp2s019:25:090
1557209905852,4cyclictest1695442-21tail21:55:160
1557209905852,4cyclictest1644447-21fschecks_time20:55:080
1557234905751,3cyclictest1767455-21uniq23:25:072
1557234905751,3cyclictest1673841-21ls21:30:112
1557234905751,3cyclictest1673841-21ls21:30:102
1557234905749,4cyclictest1640550-21cut20:50:092
1557209905750,4cyclictest1597338-21grep19:55:190
17566362560,2sleep30-21swapper/323:10:153
1557234905650,3cyclictest1738640-21unixbench_multi22:50:062
1557209905651,3cyclictest1659736-21unixbench-2d21:15:020
1557209905651,3cyclictest1659736-21unixbench-2d21:15:010
1557209905649,4cyclictest1643438-21grep20:55:020
1557234905549,3cyclictest1627950-21tune2fs20:35:072
1557234905549,3cyclictest1608954-21cut20:10:132
1557209905550,3cyclictest1677357-21cpuspeed_turbos21:35:070
1557209905548,4cyclictest1636188-21grep20:45:060
1557234905446,5cyclictest1697098-21cpuspeed_turbos22:00:042
1557234905348,3cyclictest1688927-21sed21:50:042
1557234905348,3cyclictest1688927-21sed21:50:032
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional