You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 00:43

x86 Intel Core i7-8565U @1800 MHz, Linux 5.4.17-rt9 (Profile)

Latency plot of system in rack #e, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -p99 -i200 -h400 -a0-2 -t3 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackeslot0.osadl.org (updated Thu Jun 30, 2022 12:45:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
24047993417,16cyclictest0-21swapper/007:16:580
2405499320,0cyclictest0-21swapper/108:01:021
24047993216,1cyclictest0-21swapper/007:30:580
24060993131,0cyclictest0-21swapper/209:26:022
24060992913,15cyclictest0-21swapper/210:38:592
24047992912,16cyclictest0-21swapper/009:10:580
24054992727,0cyclictest0-21swapper/109:26:021
24047992711,1cyclictest0-21swapper/010:52:590
24047992711,1cyclictest0-21swapper/009:29:590
24047992711,1cyclictest0-21swapper/008:32:580
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional