You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-28 - 15:01

x86 Intel Core i7-8565U @1800 MHz, Linux 6.0.0-rt11 (Profile)

Latency plot of system in rack #e, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackeslot0.osadl.org (updated Sun May 28, 2023 00:44:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
591399370,36cyclictest8615-21lsb_release21:08:337
5909993433,1cyclictest0-21swapper/321:08:323
5906993130,1cyclictest29385-21apt-config23:05:240
5906992927,2cyclictest0-21swapper/021:08:320
5910992822,3cyclictest9743-21kworker/4:3+events00:09:014
590699286,22cyclictest3280-21lsb_release23:21:360
5910992724,1cyclictest161rcu_preempt21:40:594
5910992721,1cyclictest17755-21kworker/4:1+events22:05:024
590999277,20cyclictest16801-21cp22:29:033
590699274,23cyclictest8827-21expr23:31:190
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional