You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 19:11

x86 Intel Core i7-8565U @1800 MHz, Linux 6.0.0-rt11 (Profile)

Latency plot of system in rack #e, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackeslot0.osadl.org (updated Tue Feb 07, 2023 12:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4144993635,1cyclictest4096-21apt-config11:15:453
4135993534,1cyclictest0-21swapper/010:35:450
4135993512,22cyclictest22054-21systemd11:34:420
415499340,34cyclictest0-21swapper/511:09:495
414999340,34cyclictest767-21gdbus10:39:244
4135993433,1cyclictest0-21swapper/009:41:530
413599340,0cyclictest0-21swapper/010:59:440
4154993131,0cyclictest0-21swapper/511:14:025
4149993129,1cyclictest30415-21kworker/4:0+events11:32:114
413599319,21cyclictest0-21swapper/009:36:440
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional