You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-29 - 13:40

x86 Intel Core i3-8145UE @2200 MHz, Linux 5.4.115-rt57 (Profile)

Latency plot of system in rack #e, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -p90 -i200 -h400 -a2-3 -t2 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackeslot1.osadl.org (updated Wed Jan 19, 2022 12:52:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
22187902414,9cyclictest0-21swapper/309:03:513
22186902312,10cyclictest0-21swapper/210:01:532
2218790181,16cyclictest0-21swapper/311:55:033
2218690181,16cyclictest0-21swapper/207:55:022
22186901715,2cyclictest0-21swapper/210:45:022
22187901615,1cyclictest0-21swapper/307:55:023
2218690162,13cyclictest0-21swapper/208:17:262
2218690162,13cyclictest0-21swapper/207:31:012
2218790158,5cyclictest0-21swapper/310:13:193
2218790137,5cyclictest0-21swapper/311:15:203
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional