You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-09-20 - 09:03
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackeslot2.osadl.org (updated Fri Sep 20, 2024 00:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
393025821050,2sleep30-21swapper/320:20:193
2420791260,4ptp4l175090irq/125-enp1s0-TxRx-020:16:273
3844394992523,1cyclictest0-21swapper/219:15:032
2420791250,5ptp4l175090irq/125-enp1s0-TxRx-023:15:013
2420791250,5ptp4l175090irq/125-enp1s0-TxRx-023:15:003
3844392992421,2cyclictest4188884-21idleruntime-cro00:00:000
2420791240,3ptp4l175090irq/125-enp1s0-TxRx-023:35:123
2420791240,2ptp4l0-21swapper/323:40:103
3844393992320,2cyclictest4141585-21apt-config23:20:001
2420791230,6ptp4l175090irq/125-enp1s0-TxRx-000:25:013
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional