You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-17 - 20:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot3.osadl.org (updated Mon Nov 17, 2025 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
317911599721,2cyclictest0-21swapper/109:05:181
317911599653,61cyclictest0-21swapper/111:30:321
317911599652,62cyclictest0-21swapper/111:50:271
317911599643,1cyclictest0-21swapper/108:17:331
317911599641,62cyclictest3177643-21kworker/1:007:14:121
317911599641,62cyclictest0-21swapper/107:24:071
3179115996345,17cyclictest3263882-21kworker/1:111:25:161
317911599632,1cyclictest0-21swapper/107:39:411
317911599621,1cyclictest0-21swapper/111:18:121
317911599620,61cyclictest0-21swapper/112:38:111
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional