You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-14 - 22:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot3.osadl.org (updated Mon Jul 14, 2025 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1927312996631,32cyclictest1709931-1kworker/1:2H07:55:001
192731299660,64cyclictest0-21swapper/109:11:181
1927312996462,1cyclictest0-21swapper/109:00:061
1927312996460,2cyclictest0-21swapper/110:09:561
192731299640,2cyclictest0-21swapper/112:30:341
1927312996361,1cyclictest0-21swapper/108:45:051
1927312996360,2cyclictest0-21swapper/110:57:081
1927312996360,2cyclictest0-21swapper/110:15:061
1927312996360,2cyclictest0-21swapper/108:44:141
1927312996360,2cyclictest0-21swapper/107:45:321
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional