You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-02 - 03:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackeslot3s.osadl.org (updated Tue Jul 01, 2025 12:45:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
273039999723,6cyclictest131rcu_preempt10:45:010
2730399996833,5cyclictest131rcu_preempt10:20:020
2730399996511,6cyclictest131rcu_preempt09:10:020
2730414996414,6cyclictest131rcu_preempt10:05:023
2730414996321,7cyclictest37-21ksoftirqd/312:00:023
2730411996313,5cyclictest131rcu_preempt12:00:002
273039999634,53cyclictest2738149-21modprobe09:40:000
2730414996213,6cyclictest131rcu_preempt08:40:013
2730414996210,7cyclictest131rcu_preempt12:35:023
2730411996111,6cyclictest131rcu_preempt12:25:002
2730399996143,9cyclictest12-21ksoftirqd/011:30:010
2730399996125,32cyclictest2742105-21ls10:55:020
2730399996112,6cyclictest131rcu_preempt08:30:010
2730399996110,6cyclictest131rcu_preempt09:20:000
2730399996110,6cyclictest131rcu_preempt08:50:020
2730414996010,5cyclictest131rcu_preempt12:15:023
2730414996010,5cyclictest131rcu_preempt12:15:023
2730411996026,10cyclictest30-21ksoftirqd/212:40:012
2730411996026,10cyclictest30-21ksoftirqd/212:40:012
273039999605,8cyclictest12-21ksoftirqd/012:29:590
2730399996027,14cyclictest12-21ksoftirqd/007:48:250
273041499597,9cyclictest37-21ksoftirqd/312:20:003
2730414995911,7cyclictest131rcu_preempt07:45:013
273041199599,6cyclictest131rcu_preempt11:30:002
2730411995918,11cyclictest30-21ksoftirqd/208:40:012
2730411995915,5cyclictest131rcu_preempt11:20:012
273039999593,6cyclictest131rcu_preempt08:19:590
273039999592,5cyclictest131rcu_preempt11:20:010
273039999591,4cyclictest131rcu_preempt11:37:010
2730414995811,6cyclictest131rcu_preempt11:50:013
273041199588,9cyclictest30-21ksoftirqd/209:00:002
273041199588,8cyclictest30-21ksoftirqd/211:25:022
273041199588,5cyclictest131rcu_preempt08:20:022
273041199588,10cyclictest30-21ksoftirqd/207:19:592
273041199586,6cyclictest131rcu_preempt08:30:022
2730411995811,5cyclictest131rcu_preempt10:20:022
273039999587,5cyclictest131rcu_preempt08:25:020
273039999584,7cyclictest12-21ksoftirqd/010:05:000
2730399995816,6cyclictest131rcu_preempt09:44:590
2730399995813,7cyclictest131rcu_preempt07:30:020
273041499576,7cyclictest131rcu_preempt10:20:013
273041499576,5cyclictest131rcu_preempt10:55:013
273041499575,6cyclictest131rcu_preempt07:40:003
273041499574,8cyclictest37-21ksoftirqd/311:00:003
273041499574,11cyclictest37-21ksoftirqd/309:20:023
2730414995713,6cyclictest131rcu_preempt09:00:003
2730414995713,5cyclictest131rcu_preempt07:15:013
2730414995710,6cyclictest131rcu_preempt08:20:013
273041199572,6cyclictest30-21ksoftirqd/210:43:222
2730411995714,6cyclictest131rcu_preempt08:15:012
273039999578,6cyclictest131rcu_preempt07:35:020
2730414995613,6cyclictest131rcu_preempt11:55:013
2730414995613,6cyclictest131rcu_preempt09:15:013
2730414995613,6cyclictest131rcu_preempt08:15:023
273041199568,6cyclictest131rcu_preempt10:00:032
273041199564,8cyclictest30-21ksoftirqd/212:20:012
2730411995612,6cyclictest131rcu_preempt07:10:022
2730411995612,5cyclictest131rcu_preempt10:55:022
2730411995610,6cyclictest131rcu_preempt08:00:022
2730407995635,9cyclictest23-21ksoftirqd/111:50:021
273039999567,6cyclictest131rcu_preempt07:39:590
2730399995637,8cyclictest12-21ksoftirqd/009:04:590
273039999561,9cyclictest12-21ksoftirqd/009:25:010
2730399995611,5cyclictest131rcu_preempt10:10:000
273041499557,5cyclictest131rcu_preempt11:20:013
273041499551,8cyclictest1-21systemd11:35:013
2730414995512,6cyclictest131rcu_preempt08:00:023
273041199559,7cyclictest131rcu_preempt11:45:002
273041199556,5cyclictest131rcu_preempt08:55:032
273041199556,5cyclictest131rcu_preempt08:55:032
2730411995512,6cyclictest131rcu_preempt09:25:002
2730411995511,6cyclictest131rcu_preempt11:40:002
2730411995510,6cyclictest131rcu_preempt12:05:012
2730399995515,5cyclictest131rcu_preempt11:45:000
2730399995510,5cyclictest131rcu_preempt08:45:020
273041499549,5cyclictest131rcu_preempt09:25:013
273041499545,9cyclictest131rcu_preempt07:35:023
273041499545,10cyclictest37-21ksoftirqd/310:15:003
273041499542,11cyclictest37-21ksoftirqd/307:25:013
2730414995415,7cyclictest131rcu_preempt09:10:013
2730414995411,7cyclictest131rcu_preempt08:35:013
273041199549,6cyclictest131rcu_preempt07:40:002
273041199547,6cyclictest131rcu_preempt12:10:022
273041199547,6cyclictest131rcu_preempt11:00:012
273041199546,10cyclictest30-21ksoftirqd/209:15:002
273041199542,9cyclictest30-21ksoftirqd/207:55:032
2730411995411,6cyclictest131rcu_preempt09:40:002
2730411995411,6cyclictest131rcu_preempt09:35:002
2730411995411,6cyclictest131rcu_preempt09:10:002
273039999547,6cyclictest131rcu_preempt11:15:010
273039999544,7cyclictest12-21ksoftirqd/011:00:010
273039999542,9cyclictest12-21ksoftirqd/009:35:010
2730399995413,6cyclictest131rcu_preempt11:25:010
273041499536,6cyclictest131rcu_preempt11:25:023
2730414995314,5cyclictest131rcu_preempt07:20:013
2730414995312,5cyclictest131rcu_preempt07:50:023
273041199538,6cyclictest131rcu_preempt11:50:022
273041199537,5cyclictest131rcu_preempt10:15:012
273041199532,7cyclictest30-21ksoftirqd/207:30:022
2730411995315,5cyclictest131rcu_preempt09:50:012
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional