You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-17 - 20:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot3s.osadl.org (updated Thu Jul 17, 2025 12:45:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
526341997833,11cyclictest235-21systemd-journal07:13:371
526341997335,5cyclictest530943-21sendmail08:40:001
526336997311,48cyclictest12-21ksoftirqd/008:00:020
526341996946,16cyclictest235-21systemd-journal11:19:591
52633699662,16cyclictest12-21ksoftirqd/008:35:000
52633699637,7cyclictest12-21ksoftirqd/007:55:000
52633699633,9cyclictest12-21ksoftirqd/009:00:010
52633699628,8cyclictest12-21ksoftirqd/010:15:010
526348996153,6cyclictest361rcuc/312:30:033
526345996019,8cyclictest30-21ksoftirqd/210:50:022
526345996011,11cyclictest30-21ksoftirqd/208:00:022
52633699603,9cyclictest12-21ksoftirqd/012:20:000
52633699596,14cyclictest12-21ksoftirqd/011:40:000
52633699595,7cyclictest12-21ksoftirqd/010:40:010
52634599576,7cyclictest30-21ksoftirqd/208:10:002
52634599574,8cyclictest30-21ksoftirqd/211:20:002
526345995747,6cyclictest30-21ksoftirqd/208:20:012
526345995717,13cyclictest30-21ksoftirqd/207:27:382
526345995715,7cyclictest30-21ksoftirqd/210:45:012
52633699575,11cyclictest12-21ksoftirqd/011:35:000
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional