You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-14 - 06:09

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot3s.osadl.org (updated Fri Nov 14, 2025 00:45:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2770062991215,6cyclictest12-21ksoftirqd/021:40:010
2770062991129,5cyclictest131rcu_preempt00:30:020
2770062991129,5cyclictest131rcu_preempt00:30:020
277006299756,12cyclictest12-21ksoftirqd/022:40:010
2770062997210,12cyclictest12-21ksoftirqd/023:40:020
277006299702,10cyclictest121ksoftirqd/019:16:590
277006299668,7cyclictest12-21ksoftirqd/000:20:010
2770062996622,11cyclictest12-21ksoftirqd/000:00:030
2770062996620,12cyclictest12-21ksoftirqd/023:50:010
2770062996511,6cyclictest131rcu_preempt21:10:020
2770075996335,9cyclictest37-21ksoftirqd/321:40:013
2770068996217,15cyclictest131rcu_preempt20:05:031
277006299627,11cyclictest12-21ksoftirqd/022:35:010
277006299623,10cyclictest12-21ksoftirqd/023:30:010
2770062996217,7cyclictest131rcu_preempt21:20:020
277007599617,10cyclictest37-21ksoftirqd/320:30:013
277006899618,12cyclictest23-21ksoftirqd/123:14:591
2770062996121,6cyclictest12-21ksoftirqd/021:45:020
2770062996121,6cyclictest12-21ksoftirqd/021:45:020
2770075996010,6cyclictest131rcu_preempt19:19:593
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional