You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-03-19 - 21:02

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot3s.osadl.org (updated Wed Mar 19, 2025 12:45:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
239906199729,11cyclictest23-21ksoftirqd/109:00:001
239906199677,10cyclictest23-21ksoftirqd/110:00:021
239905399657,35cyclictest2400020-21kworker/u8:208:10:020
239905399657,35cyclictest2400020-21kworker/u8:208:10:020
239906199638,9cyclictest23-21ksoftirqd/112:35:031
239906199606,8cyclictest23-21ksoftirqd/108:50:011
239906199604,9cyclictest23-21ksoftirqd/111:00:011
239906199593,8cyclictest23-21ksoftirqd/108:55:011
239906199588,8cyclictest23-21ksoftirqd/111:20:011
239906199588,8cyclictest23-21ksoftirqd/111:20:001
239906199586,8cyclictest23-21ksoftirqd/109:45:001
239906199583,13cyclictest23-21ksoftirqd/111:30:001
239906199582,14cyclictest23-21ksoftirqd/107:20:001
2399066995724,11cyclictest30-21ksoftirqd/208:50:012
239906199576,10cyclictest23-21ksoftirqd/109:10:001
239906199575,11cyclictest23-21ksoftirqd/110:15:011
239906199572,9cyclictest23-21ksoftirqd/112:10:011
239906199567,7cyclictest23-21ksoftirqd/112:05:021
239906199567,7cyclictest23-21ksoftirqd/112:05:021
239906199564,8cyclictest23-21ksoftirqd/108:20:001
239906199563,13cyclictest23-21ksoftirqd/107:30:001
2399061995616,11cyclictest23-21ksoftirqd/112:40:001
239905399563,30cyclictest131rcu_preempt09:25:020
2399066995536,13cyclictest1-21systemd10:45:012
239906199552,14cyclictest23-21ksoftirqd/112:30:011
2399068995435,14cyclictest1-21systemd12:10:003
239906199549,8cyclictest23-21ksoftirqd/111:50:011
239906199548,13cyclictest23-21ksoftirqd/110:35:021
239906199547,8cyclictest23-21ksoftirqd/111:25:011
239906199546,11cyclictest23-21ksoftirqd/110:05:021
239906199545,12cyclictest23-21ksoftirqd/107:35:001
239906199542,14cyclictest23-21ksoftirqd/108:25:011
239906199541,10cyclictest23-21ksoftirqd/108:45:011
2399053995414,28cyclictest2399048-21cyclictest07:10:020
239906699531,12cyclictest30-21ksoftirqd/212:20:002
239906699531,12cyclictest30-21ksoftirqd/212:20:002
239906199537,4cyclictest131rcu_preempt10:30:011
239906199537,11cyclictest23-21ksoftirqd/109:30:021
239906199536,11cyclictest23-21ksoftirqd/109:15:001
239906199535,10cyclictest23-21ksoftirqd/110:20:021
239906199534,10cyclictest23-21ksoftirqd/112:20:001
239906199534,10cyclictest23-21ksoftirqd/112:20:001
239906199532,8cyclictest0-21swapper/112:00:031
239906199532,12cyclictest23-21ksoftirqd/109:05:011
2399053995327,15cyclictest0-21swapper/007:15:020
2399053995327,15cyclictest0-21swapper/007:15:020
239905399531,12cyclictest235-21systemd-journal11:30:000
239906899523,6cyclictest131rcu_preempt11:45:003
239906699529,5cyclictest131rcu_preempt08:41:102
239906199527,9cyclictest23-21ksoftirqd/109:50:021
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional