You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-12 - 11:08

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Sat Jul 12, 2025 00:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
880759994531,9cyclictest1208400-21apt-get00:25:140
880765994337,4cyclictest1130523-21base6423:10:012
880765994237,3cyclictest1021293-21kworker/u8:1+flush-259:021:50:202
880761994239,2cyclictest1131024-21kworker/u8:3+events_unbound23:10:251
880759994240,1cyclictest932289-21fwupd19:56:560
880765994137,3cyclictest870510-21kworker/u8:0+flush-259:019:20:142
880761994036,2cyclictest1171993-21kworker/u8:5+events_unbound00:10:171
880761993936,2cyclictest953940-21kworker/u8:2+events_unbound20:35:251
880761993936,2cyclictest1083132-21kworker/u8:1+flush-259:022:40:161
880761993935,3cyclictest927392-21kworker/u8:5+flush-259:020:50:161
880765993836,1cyclictest73-1kworker/2:1H+kblockd19:56:572
880761993734,2cyclictest891019-21kworker/u8:1+flush-259:019:35:231
880761993633,2cyclictest1120093-21kworker/u8:2+events_unbound23:00:141
880761993532,2cyclictest1120093-21kworker/u8:2+flush-259:023:05:241
880761993530,3cyclictest927392-21kworker/u8:5+flush-259:022:04:591
880765993429,3cyclictest1182366-21kworker/u8:1+events_unbound00:05:172
880761993430,2cyclictest927392-21kworker/u8:5+events_unbound21:05:221
880761993429,3cyclictest1042067-21kworker/u8:3+flush-259:022:20:251
880761993428,4cyclictest1036944-21/usr/sbin/munin21:40:151
880759993428,4cyclictest1208136-21latency_hist00:25:000
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional