You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-12 - 22:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Mon May 12, 2025 12:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2692726994539,4cyclictest2893473-21latency_hist11:10:012
2692730993835,2cyclictest2781869-21kworker/u8:5+events_unbound08:55:143
2692723993731,4cyclictest2910156-21latency_hist11:30:001
2692726993531,2cyclictest2771465-21kworker/u8:3+flush-259:008:30:012
2692723993531,3cyclictest2765700-21kworker/u8:2+flush-259:008:25:011
2692720993329,3cyclictest2892709-21kworker/u8:1+flush-259:012:10:000
2692730993229,2cyclictest2739591-21kworker/u8:1+events_unbound08:15:173
2692726993127,3cyclictest2781868-21kworker/u8:2+events_unbound09:10:002
2692730993027,2cyclictest2781869-21kworker/u8:5+events_unbound09:20:173
2692720993026,3cyclictest2941857-21kworker/u8:2+flush-259:012:00:000
2692730992824,3cyclictest2941857-21kworker/u8:2+flush-259:012:25:263
2692723992822,4cyclictest3000860-21systemd-journal09:45:321
2692726992724,2cyclictest2739591-21kworker/u8:1+events_unbound08:05:192
2692723992721,4cyclictest3000860-21systemd-journal11:25:001
2692720992724,2cyclictest2781868-21kworker/u8:2+flush-259:008:55:000
2692730992622,3cyclictest2844464-21kworker/u8:2+flush-259:009:35:263
2692730992622,3cyclictest2712673-21kworker/u8:3+flush-259:007:40:153
2692726992622,3cyclictest2765824-21latency_hist08:20:002
2692723992622,3cyclictest2892709-21kworker/u8:1+flush-259:012:05:001
2692723992622,3cyclictest2892709-21kworker/u8:1+flush-259:012:05:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional