You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-25 - 12:44
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Sun Jan 25, 2026 00:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3052852994744,2cyclictest3353381-21kworker/u8:1+events_unbound00:25:191
3052852994744,2cyclictest3197665-21kworker/u8:3+events_unbound21:35:241
3052854994340,2cyclictest3142173-21kworker/u8:2+events_unbound21:05:012
3052859994237,4cyclictest3197665-21kworker/u8:3+flush-259:022:30:163
3052852994239,2cyclictest3197665-21kworker/u8:3+events_unbound21:30:131
3052854994138,2cyclictest3233817-21kworker/u8:0+events_unbound22:55:282
3052854994138,2cyclictest3197665-21kworker/u8:3+events_unbound22:30:212
3052852994037,2cyclictest3089227-21kworker/u8:1+events_unbound20:00:241
3052852994036,3cyclictest3233817-21kworker/u8:0+events_unbound22:20:151
3052859993932,4cyclictest509-21rs:main3
3052854993936,2cyclictest3306543-21kworker/u8:2+events_unbound23:25:262
3052854993936,2cyclictest3197665-21kworker/u8:3+events_unbound22:45:142
3052854993936,2cyclictest3089227-21kworker/u8:1+events_unbound20:00:182
3052854993935,3cyclictest3009787-21kworker/u8:0+events_unbound19:10:182
3052852993935,2cyclictest3218574-21kworker/u8:2+events_unbound22:15:161
3052848993931,5cyclictest3394662-21latency_hist00:40:010
3052859993832,4cyclictest252-21systemd-journal23:25:023
3052852993835,2cyclictest3368817-21kworker/u8:2+events_unbound00:30:161
3052852993835,2cyclictest3120635-21kworker/u8:3+events_unbound21:15:281
3052852993834,3cyclictest3142173-21kworker/u8:2+events_unbound21:00:191
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional