You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-21 - 18:44

x86 Intel Core i3-8145UE @2200 MHz, Linux 5.10.27-rt36 (Profile)

Latency plot of system in rack #e, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot5.osadl.org (updated Tue Mar 21, 2023 12:44:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1257699310,30cyclictest754-21runrttasks09:18:372
1257699310,30cyclictest564-21rs:main2
1256899310,30cyclictest24995-21idleruntime-cro08:45:010
12578993029,1cyclictest4444-21diskmemload10:46:543
1257899300,29cyclictest4444-21diskmemload12:30:333
1257899300,29cyclictest4444-21diskmemload12:28:493
1257899300,29cyclictest4444-21diskmemload12:04:123
1257899300,29cyclictest4444-21diskmemload12:04:123
1257899300,29cyclictest4444-21diskmemload11:38:073
1257899300,29cyclictest4444-21diskmemload11:20:203
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional