You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-11-30 - 01:52

x86 Intel Core i3-8145UE @2200 MHz, Linux 5.10.27-rt36 (Profile)

Latency plot of system in rack #e, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot5.osadl.org (updated Tue Nov 29, 2022 12:44:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1034399343,18cyclictest903-21snmpd07:27:003
1033699340,33cyclictest10175-21munin-run09:49:591
10335993428,0cyclictest0-21swapper/010:05:230
10336993327,3cyclictest0-21swapper/112:29:221
10335993328,4cyclictest0-21swapper/011:35:270
10336993228,3cyclictest14518-21munin-run12:05:011
1033699320,29cyclictest2471-21diskmemload10:21:061
10335993228,0cyclictest2471-21diskmemload11:52:470
1033599320,29cyclictest0-21swapper/010:45:490
1033999311,1cyclictest0-21swapper/211:19:102
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional