You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 07:47
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot5.osadl.org (updated Sat Jul 27, 2024 00:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31642994545,0cyclictest24213-21diskmemload21:50:241
31647993232,0cyclictest0-21swapper/322:32:273
3164299310,30cyclictest0-21swapper/123:37:371
31647993028,1cyclictest0-21swapper/323:50:193
3164799300,29cyclictest32065-21taskset21:50:593
3164799300,29cyclictest31681-21cron23:35:013
31642993028,1cyclictest24213-21diskmemload21:45:151
3164299300,29cyclictest24213-21diskmemload22:41:181
3164299300,29cyclictest21684-21/usr/sbin/munin22:50:181
31640993030,0cyclictest24213-21diskmemload22:29:360
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional