You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-13 - 23:48

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot5s.osadl.org (updated Wed May 13, 2026 12:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
915599260,25cyclictest6778-21/usr/sbin/munin11:07:121
915899250,24cyclictest4043-21ssh11:34:043
915899250,24cyclictest2488-21diskmemload11:44:523
9156992521,0cyclictest0-21swapper/210:07:322
915699250,24cyclictest2488-21diskmemload10:25:512
915699250,21cyclictest0-21swapper/210:22:462
915699250,1cyclictest0-21swapper/212:01:312
915699250,1cyclictest0-21swapper/209:23:232
9155992523,1cyclictest11174-21ssh12:08:371
9155992523,1cyclictest0-21swapper/111:03:081
915599250,25cyclictest0-21swapper/112:14:051
915599250,24cyclictest0-21swapper/111:14:331
9154992522,2cyclictest21245-21hddtemp_smartct10:52:040
915499250,1cyclictest0-21swapper/011:50:010
915899240,24cyclictest0-21swapper/310:43:413
915899240,23cyclictest6869-21ssh10:38:513
915899240,23cyclictest6476-21rm09:12:403
915899240,23cyclictest4974-21ssh09:40:333
915899240,23cyclictest2488-21diskmemload11:39:153
915899240,23cyclictest2488-21diskmemload11:25:523
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional