You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-24 - 03:32

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails
  

x86 Intel Core i3-8145UE @2200 MHz, Linux 5.10.27-rt36 (Profile)

Latency plot of shadow in rack #e, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot5s.osadl.org (updated Fri Mar 24, 2023 00:44:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1884992724,2cyclictest0-21swapper/223:04:272
188199270,26cyclictest6134-21kworker/1:022:15:021
188199270,26cyclictest0-21swapper/119:30:541
188999260,25cyclictest21865-21taskset22:07:113
188199260,25cyclictest14062-21chrt21:28:121
188999250,24cyclictest19177-21users22:36:083
188999250,1cyclictest0-21swapper/323:46:093
188499250,1cyclictest0-21swapper/221:20:462
188499250,0cyclictest0-21swapper/222:15:022
188199250,24cyclictest27480-21diskmemload00:39:401
1878992525,0cyclictest0-21swapper/000:25:360
187899250,24cyclictest27480-21diskmemload00:19:070
187899250,24cyclictest0-21swapper/023:26:540
187899250,1cyclictest0-21swapper/022:18:070
188999240,24cyclictest0-21swapper/322:30:483
188999240,24cyclictest0-21swapper/300:32:473
188999240,23cyclictest5991-21runrttasks00:00:413
188999240,23cyclictest0-21swapper/321:39:173
188999240,23cyclictest0-21swapper/300:22:583
188999240,23cyclictest0-21swapper/300:06:503
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional