You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-11-28 - 20:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot5.osadl.org (updated Tue Nov 28, 2023 00:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
186699330,1cyclictest0-21swapper/122:03:191
1866993228,3cyclictest4405-21taskset21:54:401
186699320,1cyclictest9562-21sh22:33:311
186699320,0cyclictest0-21swapper/122:28:191
1873993129,1cyclictest7073-21memory22:30:273
1873993128,2cyclictest10840-21rm23:08:323
187399310,30cyclictest19621-21ssh21:35:033
187199310,3cyclictest0-21swapper/221:40:172
187199310,30cyclictest25011-21kworker/u8:222:57:262
187199310,2cyclictest7953-21munin-run23:40:012
1866993129,1cyclictest22476-21cron21:00:001
186699310,30cyclictest0-21swapper/123:49:221
186699310,0cyclictest27115-21diskmemload22:44:071
186699310,0cyclictest18523-21ssh00:24:111
186699310,0cyclictest0-21swapper/123:57:261
186699310,0cyclictest0-21swapper/123:51:011
186699310,0cyclictest0-21swapper/123:12:131
186699310,0cyclictest0-21swapper/122:56:281
186699310,0cyclictest0-21swapper/121:46:121
186699310,0cyclictest0-21swapper/121:11:171
186699310,0cyclictest0-21swapper/100:11:241
1863993128,2cyclictest28615-21sendmail-msp22:20:010
186399310,30cyclictest0-21swapper/000:04:120
1873993028,1cyclictest754-21runrttasks00:07:553
1873993027,2cyclictest32020-21ssh22:56:093
187399300,29cyclictest28525-21memory21:10:243
187399300,29cyclictest27115-21diskmemload22:48:553
187399300,29cyclictest27115-21diskmemload22:36:333
187399300,29cyclictest27115-21diskmemload22:28:243
187399300,29cyclictest27115-21diskmemload22:10:243
187399300,29cyclictest27115-21diskmemload21:58:103
187399300,29cyclictest24135-21ssh00:30:193
187399300,29cyclictest13149-21ssh23:45:233
187399300,29cyclictest0-21swapper/323:51:533
187399300,1cyclictest3709-21ssh21:18:383
187399300,1cyclictest26467-21ssh23:25:233
1871993028,1cyclictest9585-21kworker/u8:100:35:012
1871993028,1cyclictest816-21cron00:40:012
1871993028,1cyclictest0-21swapper/223:55:162
1871993028,1cyclictest0-21swapper/200:19:192
187199300,2cyclictest0-21swapper/221:23:462
187199300,2cyclictest0-21swapper/221:23:462
187199300,29cyclictest30707-21ssh21:47:282
187199300,29cyclictest27115-21diskmemload23:50:092
187199300,29cyclictest27115-21diskmemload22:46:112
187199300,29cyclictest27115-21diskmemload22:40:542
187199300,29cyclictest27115-21diskmemload22:31:202
187199300,29cyclictest27115-21diskmemload22:20:232
187199300,29cyclictest27115-21diskmemload21:36:422
187199300,29cyclictest27115-21diskmemload21:17:572
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional