You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2022-01-26 - 12:36

Intel(R) Core(TM) i3-8145UE CPU @ 2.20GHz, Linux 5.10.27-rt36 (Profile)

Latency plot of system in rack #e, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot5.osadl.org (updated Wed Jan 19, 2022 12:44:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1398499322,29cyclictest59050irq/126-eno110:41:100
13987993129,1cyclictest18519-21munin-run10:45:013
13987993129,1cyclictest0-21swapper/312:01:193
1398799310,30cyclictest1227-21cat09:31:183
13986993128,2cyclictest24627-21pmu-power10:21:152
1398699310,30cyclictest9596-21wc12:31:042
13985993129,1cyclictest3085-21cat10:31:121
13985993129,1cyclictest0-21swapper/110:20:011
1398599310,30cyclictest6877-21apt-get10:06:091
13984993129,1cyclictest5518-21apt-get09:06:080
1398499310,29cyclictest0-21swapper/011:01:100
13987993028,1cyclictest23874-21cron07:30:003
1398799301,0cyclictest7570-21diskmemload10:18:233
1398799300,30cyclictest7570-21diskmemload12:26:113
1398799300,29cyclictest7570-21diskmemload11:36:373
1398799300,29cyclictest7570-21diskmemload10:26:283
1398799300,29cyclictest7570-21diskmemload09:40:343
1398799300,29cyclictest0-21swapper/312:35:083
1398799300,29cyclictest0-21swapper/311:11:393
1398799300,29cyclictest0-21swapper/309:36:183
1398799300,29cyclictest0-21swapper/309:24:313
1398799300,1cyclictest7570-21diskmemload09:28:403
13986993029,1cyclictest13968-1kworker/u9:010:53:162
13986993028,1cyclictest14187-21df10:41:092
13986993028,0cyclictest0-21swapper/211:41:512
13986993028,0cyclictest0-21swapper/210:35:432
1398699301,29cyclictest7570-21diskmemload10:04:232
1398699300,29cyclictest7570-21diskmemload11:48:202
1398699300,29cyclictest5191-21munin-run09:05:012
1398699300,29cyclictest0-21swapper/212:15:522
1398699300,29cyclictest0-21swapper/210:25:462
1398699300,1cyclictest0-21swapper/212:13:052
1398699300,1cyclictest0-21swapper/211:25:012
1398699300,1cyclictest0-21swapper/210:56:072
13985993028,1cyclictest31230-21cron07:45:001
1398599300,29cyclictest8799-21munin-run11:05:011
1398599300,29cyclictest0-21swapper/108:41:061
1398599300,29cyclictest0-21swapper/107:11:071
13984993029,1cyclictest0-21swapper/012:15:220
13984993029,1cyclictest0-21swapper/010:25:170
13984993028,1cyclictest0-21swapper/010:11:110
13984993028,1cyclictest0-21swapper/009:51:180
1398499300,30cyclictest0-21swapper/012:01:100
1398499300,30cyclictest0-21swapper/011:52:370
1398499300,29cyclictest7570-21diskmemload10:04:300
1398499300,29cyclictest7570-21diskmemload09:41:130
1398499300,29cyclictest0-21swapper/010:23:300
1398499300,1cyclictest4262-21munin-run09:35:000
1398499300,1cyclictest0-21swapper/010:35:000
1398499300,1cyclictest0-21swapper/008:45:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional