You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-07 - 14:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: reduced 
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot8.osadl.org (updated Thu Dec 07, 2023 00:44:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
414917299161152,2cyclictest74-21kswapd022:40:020
4149185998681,3cyclictest115438-21kworker/u8:0+events_unbound21:41:323
4149185995550,3cyclictest49950-21kworker/u8:2+events_unbound20:35:313
4149185995349,3cyclictest286614-21kworker/u8:1+events_unbound00:35:353
4149179995347,4cyclictest215197-21latency_hist23:05:011
4149181995148,2cyclictest74-21kswapd022:40:022
4149172994945,3cyclictest4183695-21kworker/u8:1+flush-8:019:40:000
4149185994844,3cyclictest4007948-21kworker/u8:3+flush-8:019:20:333
4149172994844,3cyclictest49950-21kworker/u8:2+flush-8:021:00:020
4149185994743,3cyclictest103212-21kworker/u8:1+events_unbound21:35:313
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional