You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-19 - 01:48

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails
  Congatec
Click here to display the system's profile data.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot8s.osadl.org (updated Wed Jun 18, 2025 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
300518799756752,3cyclictest3063039-21kworker/3:1+events08:07:193
300518799755751,3cyclictest3112665-21kworker/3:1+events09:28:153
300518799754750,3cyclictest3181907-21kworker/3:2+events09:55:443
300518799754750,3cyclictest3181907-21kworker/3:2+events09:46:343
300518799747742,4cyclictest3362722-21kworker/3:1+events12:15:203
300518299746741,4cyclictest3063193-21kworker/1:0+events08:46:501
300518799745742,2cyclictest3237872-21kworker/3:3+events10:14:213
300518799745741,3cyclictest3362722-21kworker/3:1+events12:34:383
300518799745741,3cyclictest3281641-21kworker/3:0+events11:58:273
300518799744740,3cyclictest3281641-21kworker/3:0+events11:44:463
300518799744740,3cyclictest3005076-21kworker/3:1+events07:14:463
300518799744739,4cyclictest3019251-21kworker/3:2+events07:50:553
300518799744737,4cyclictest3019251-21kworker/3:2+events07:44:233
300518299744739,4cyclictest3063193-21kworker/1:0+events08:54:321
300518799743739,3cyclictest3281641-21kworker/3:0+events11:12:303
300518299743739,3cyclictest3063193-21kworker/1:0+events11:38:371
300518799742738,3cyclictest3281641-21kworker/3:0+events11:46:333
300518799741738,2cyclictest3250632-21turbostat10:29:543
300518799741737,3cyclictest3281641-21kworker/3:0+events10:51:143
300518299741737,3cyclictest3063193-21kworker/1:0+events12:28:391
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional