You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-02 - 12:39

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails
  Congatec
Click here to display the system's profile data.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot8s.osadl.org (updated Wed Jul 02, 2025 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
337497399756748,6cyclictest3571338-21kworker/3:1+events23:04:223
337497399755751,3cyclictest3571338-21kworker/3:1+events22:52:113
337497399754749,4cyclictest3571338-21kworker/3:1+events22:57:533
337497399753747,5cyclictest3571338-21kworker/3:1+events22:24:163
337497399752748,3cyclictest3571338-21kworker/3:1+events22:48:493
337497399752747,4cyclictest3571338-21kworker/3:1+events23:13:593
337497399752747,4cyclictest3350174-21kworker/3:0+events20:54:533
337497399751747,3cyclictest3571338-21kworker/3:1+events23:56:043
337497399751747,3cyclictest3350174-21kworker/3:0+events19:35:433
337497399750746,3cyclictest3571338-21kworker/3:1+events23:16:053
337497399750746,3cyclictest3350174-21kworker/3:0+events20:07:333
337497399750746,3cyclictest3350174-21kworker/3:0+events19:31:293
337497399750745,4cyclictest3350174-21kworker/3:0+events19:42:533
337497399749745,3cyclictest3571338-21kworker/3:1+events00:03:033
337497399749744,4cyclictest3350174-21kworker/3:0+events19:28:363
337497399749744,4cyclictest3350174-21kworker/3:0+events19:24:423
337497399749743,5cyclictest3350174-21kworker/3:0+events19:59:423
337497399748744,3cyclictest3350174-21kworker/3:0+events21:16:163
337497399748744,3cyclictest3350174-21kworker/3:0+events20:26:513
337497399748744,3cyclictest3350174-21kworker/3:0+events19:14:533
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional