You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-12 - 11:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackfslot0.osadl.org (updated Sat Jul 12, 2025 00:55:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
58139899205159,13cyclictest0-21swapper/1223:28:394
58139899205159,13cyclictest0-21swapper/1223:28:394
58140899197162,6cyclictest0-21swapper/2223:28:3815
58140899197162,6cyclictest0-21swapper/2223:28:3815
58141599196154,16cyclictest900383-21kworker/u64:0+efi_rts_wq23:28:3820
58141599196154,16cyclictest900383-21kworker/u64:0+efi_rts_wq23:28:3820
58139199191153,10cyclictest1263834-21gdbus23:28:3927
58139199191153,10cyclictest1263834-21gdbus23:28:3927
58140199188174,6cyclictest0-21swapper/1519:20:157
58140399184138,15cyclictest0-21swapper/1723:28:399
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional