You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-01 - 04:21
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackfslot0.osadl.org (updated Mon Jun 30, 2025 12:55:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
48803399244157,58cyclictest0-21swapper/2508:47:4618
48803399244157,58cyclictest0-21swapper/2508:47:4618
48802399219133,57cyclictest0-21swapper/1508:47:467
48802399219133,57cyclictest0-21swapper/1508:47:457
48802799213125,59cyclictest0-21swapper/1908:47:4511
48802799213125,59cyclictest0-21swapper/1908:47:4511
48801999202148,30cyclictest0-21swapper/1108:47:463
48801999202148,30cyclictest0-21swapper/1108:47:463
48802099198136,41cyclictest0-21swapper/1208:47:464
48802099198136,41cyclictest0-21swapper/1208:47:464
48798799195106,60cyclictest0-21swapper/108:47:451
48798799195106,60cyclictest0-21swapper/108:47:451
48803099187156,13cyclictest0-21swapper/2208:47:4515
48803099187156,13cyclictest0-21swapper/2208:47:4515
4880299918367,96cyclictest0-21swapper/2111:40:1714
48801799182153,8cyclictest0-21swapper/908:47:4631
48801799182153,8cyclictest0-21swapper/908:47:4631
48799099182102,53cyclictest0-21swapper/208:47:4612
48799099182102,53cyclictest0-21swapper/208:47:4612
48801199181149,9cyclictest3750828-21dbus-daemon08:47:4529
48801199181149,9cyclictest3750828-21dbus-daemon08:47:4529
48802599180148,10cyclictest0-21swapper/1708:47:469
48802599180148,10cyclictest0-21swapper/1708:47:459
4880379917989,62cyclictest0-21swapper/2908:47:4622
4880379917989,62cyclictest0-21swapper/2908:47:4622
48803699179146,15cyclictest0-21swapper/2808:47:4621
48803699179146,15cyclictest0-21swapper/2808:47:4621
48800499178102,47cyclictest0-21swapper/612:13:4628
48800499178102,47cyclictest0-21swapper/612:13:4628
4880119917479,62cyclictest3617502-21kworker/u64:2+efi_rts_wq07:35:1529
4880119917479,62cyclictest3617502-21kworker/u64:2+efi_rts_wq07:35:1529
48800499170113,32cyclictest0-21swapper/608:47:4528
48800499170113,32cyclictest0-21swapper/608:47:4528
48802899169135,9cyclictest0-21swapper/2008:47:4613
48802899169135,9cyclictest0-21swapper/2008:47:4613
4880179916988,65cyclictest0-21swapper/911:58:4231
4880179916988,65cyclictest0-21swapper/911:58:4231
4879959916988,66cyclictest0-21swapper/311:40:1723
4880399916787,64cyclictest0-21swapper/3110:05:1725
4880399916779,68cyclictest0-21swapper/3111:40:1625
48802199167100,43cyclictest0-21swapper/1308:47:455
48802199167100,43cyclictest0-21swapper/1308:47:455
4879859916787,64cyclictest0-21swapper/011:48:410
4880349916684,67cyclictest3617502-21kworker/u64:2+efi_rts_wq12:35:1719
4879879916683,17cyclictest0-21swapper/109:33:141
4879879916683,17cyclictest0-21swapper/109:33:141
487987991661,99cyclictest3617502-21kworker/u64:2+efi_rts_wq11:58:431
487987991661,99cyclictest3617502-21kworker/u64:2+efi_rts_wq11:58:431
4880219916577,57cyclictest0-21swapper/1309:33:135
4880219916577,57cyclictest0-21swapper/1309:33:135
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional